2023 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

FEBRUARY 19, 20, 21, 22, 23

CONFERENCE THEME: BUILDING ON 70 YEARS OF INNOVATION IN SOLID-STATE CIRCUIT DESIGN

SAN FRANCISCO MARRIOTT MARQUIS HOTEL

5-DAY PROGRAM

SUNDAY ALL-DAY
3 FORUMS: Transceivers for Exascale; Future of Automotive Technology; Wireless Power Amplification

12 TUTORIALS:
- Fundamentals of Frequency References; Bridging RF and Power; Fundamentals of Data Converters; Automotive System Design;
- Fundamental Concepts to Future Trends; Solid-State CMOS LIDAR; Fundamentals of UL Voltage; Current-Mode Passive Mixers & N-Path in RF Receivers;
- Physical-Layer Security for Latency; Art of mm-Wave; Digital Equalization & Timing Recovery; Extending Processor Cores for ML

2 EVENING EVENTS: Graduate Student Research in Progress; Mentoring Session/Networking Bingo

THURSDAY ALL-DAY
4 FORUMS:
- Advancing Technologies for XR; Extreme Data Converters; Heterogeneous Multi-Core Architectures for AI;
- Wearable & Implantable Devices

SHORT-COURSE:
- Quantum Computing & the Application of Cryoelectronics
ISSCC VISION STATEMENT
The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts.

CONFERENCE TECHNICAL HIGHLIGHTS

On Sunday, February 19th, the day before the official opening of the Conference, ISSCC 2023 offers:
- A choice of 12 Tutorials, or
- A choice of 1 of 3 all-day Advanced-Circuit-Design Forums:
  - Transceivers for Exascale: Towards Tbps/mm and sub-pJ/bit
  - The Power Behind Electrical Vehicles – Accelerating the Future of Automotive Technology
  - Efficient Wireless Power Amplification and Linearization

The 90-minute tutorials offer background information and a review of the basics in specific circuit- and system-design topics. In the all-day Advanced-Circuit-Design Forums, leading experts present state-of-the-art design strategies in a workshop-like format. The Forums are targeted at designers experienced in the technical field.

On Sunday, February 19th, there are two events: “Mentoring Session/Networking Bingo” will be offered starting at 3:00 pm. In addition, the Student-Research Preview, featuring ninety-second introductory presentations followed by a poster session from selected graduate-student researchers from around the world will begin at 8:00 pm. The SRP will start with an inspirational lecture by Professor Mark Horowitz (Stanford University).

On Monday, February 20th, ISSCC 2023 at 8:30 am offers four plenary papers on the theme: “Building on 70 Years of Innovation in Solid-State Circuit Design”. On Monday at 1:30 pm, there are five parallel technical sessions, followed by a Social Hour at 5:15 pm open to all ISSCC attendees. The Social Hour, held in conjunction with Book Displays and Author Interviews, will also include a Demonstration Session, featuring posters and live demonstrations of selected papers from industry and academia. Monday evening includes two events, entitled, “Integrated Circuits in an Interconnected World” and “The Path to Sustainable IC Ecosystems”.

On Tuesday, February 21st, there are five parallel technical sessions, both morning and afternoon. Book Displays and Author Interviews, will also include a second Demonstration Session. Tuesday evening includes two events, entitled: “The Smartest Designer in The Universe, Post-Pandemic!” and “What will be the Essential Skills for IC Designers in the Next Decade?”

On Wednesday, February 22nd, there will be five parallel technical sessions, both morning and afternoon, followed by Author Interviews.

On Thursday, February 23rd, ISSCC offers a choice of five all-day events:
- A Short Course entitled:
  - Principles of Quantum Computing and the Application of Cryoelectronics to Qubit Control and Readout
- Four Advanced-Circuit-Design Forums entitled:
  - Advancing Technologies for Extended Reality (XR) to Make the “Metaverse” Possible
  - Extreme Data Converters and Their Peripherals
  - The Future of Heterogeneous Multi-Core Architectures for AI and Other Specialized Processing
  - Advanced Circuits and Technologies for Wearable and Implantable Devices

This year, again, there is an option which allows an attendee to sample parts of all 5 Thursday offerings. Registration for educational events on Sunday and Thursday will be filled on a first-come first-served basis. Use of the ISSCC Web-Registration Site (http://www.isscc.org) is strongly encouraged. Registrants will be provided with immediate confirmation on registration for the Conference, Tutorials, Forums, and the Short Course.
Table of Contents

Tutorials..................................................................................................................5-10

FORUMS
F1 Transceivers for Exascale: Towards Tbps/mm and sub-pJ/bit..................................................11
F2 The Power Behind Electrical Vehicles –Accelerating the Future of Automotive Technology........12
F3 Efficient Wireless Power Amplification and Linearization.........................................................13

EVENING EVENTS
EE Mentoring Session/Networking Bingo Event.................................................................................14
EE1 Student Research Preview: Short Presentations with Poster Session........................................14

PAPER SESSIONS
1 Plenary....................................................................................................................15-16
2 Digital Processors....................................................................................................17
3 Amplifiers and Oscillators.......................................................................................18
4 Frequency Synthesizers..........................................................................................19
5 Image Sensors..........................................................................................................20
6 Advanced Wireline Links and Techniques.................................................................21

Demonstration Session 1...............................................................................................22

EVENING EVENTS
EE2 Integrated Circuits in an Interconnected World...........................................................23
EE3 The Path to Sustainable IC Ecosystems.............................................................................24

PAPER SESSIONS
7 SRAM Compute-In-Memory.......................................................................................25
8 GHz-to-Millimeter Wave Frequency Generation.............................................................26
9 Highlighted Chip Releases: Digital and Machine Learning Processors..............................26
10 Pipelined and Noise-Shaping ADCs.............................................................................27
11 USB and Compute Power Delivery..............................................................................28
12 High Performance Optical Receivers.............................................................................29
13 Ideas for the Future....................................................................................................29
14 Digital Techniques for Clocking and Power Management..............................................30
15 IOT & Security.........................................................................................................30
16 Efficient Compute-In-Memory Based Processors for ML..................................................31
17 High-Speed Data Converters......................................................................................32
18 mm-Wave & sub-Thz for Wireless and Sensing..............................................................33
19 5G and Satcom: Receivers and Transmitters....................................................................33
20 GaN Power Conversion...............................................................................................34
21 Emerging Sensing Systems and IOT.............................................................................35

Conference Timetable....................................................................................................36-37

Demonstration Session 2...............................................................................................38

EVENING EVENTS
EE4 The Smartest Designer in The Universe, Post-Pandemic!...............................................39
EE5 What will be the Essential Skills for IC Designers in the Next Decade?.............................39

PAPER SESSIONS
22 Heterogenous ML Accelerators.....................................................................................40
23 Analog Sensor Interfaces............................................................................................41
24 THz Signal Generation..............................................................................................42
25 RF Transceiver Building Blocks................................................................................42
26 Display and User Interaction Technologies....................................................................43
27 Innovations from Outside the (ISSCC) Box..................................................................43
28 High-Density Memories and High-Speed Interface......................................................44
29 Digital Accelerators and Circuit Techniques...............................................................45
30 Power Management Techniques................................................................................46
31 Energy-Efficient Radios for UWB, BMI, and IoT Systems.............................................47
32 Intelligent Biomedical Circuits and Systems...............................................................48
33 Non-Volatile Memory and Compute-In-Memory.........................................................49
34 Cryo-CMOS for Quantum Computing.........................................................................50

SHORT COURSE
SC Principles of Quantum Computing and the Application of Cryoelectronics to Qubit Control and Readout........................................................................................................51-52

FORUMS
F4 Advancing Technologies for Extended Reality (XR) to Make the “Metaverse” Possible...........53
F5 Extreme Data Converters and Their Peripherals............................................................54
F6 The Future of Heterogeneous Multi-Core Architectures for AI and Other Specialized Processing.........................................................55
F7 Advanced Circuits and Technologies for Wearable and Implantable Devices...............56

Committees....................................................................................................................57-65

Conference Information...............................................................................................66-69

Conference Space Layout...............................................................................................70
ISSCC 2023 Circuit Insights

Organizer/Moderator: Ali Sheikholeslami, University of Toronto, Toronto, Canada
ISSCC Education Chair

ISSCC 2023 offers the second edition of its Circuit Insights on Saturday, Feb. 18, 2023, 7:30am -12:00pm PST. Like its initial debut in 2022, this event is targeting third-year undergraduate students and starting graduate students in the area of circuit design, but may be of interest to new circuit design engineers as well. The event will be held in person for a small audience of 50 students (by invitation only) at the ISSCC venue at the Marriott Hotel in San Francisco, and will be broadcast live via YouTube/Zoom worldwide. This event is free of charge but requires registration through isscc.org/insights.

The event consists of four 45-minute talks on fundamentals of Circuit Design, each to be followed by a 15-minute Q&A Session, with a 30-minute break after the second talk. The Q&A session will be interactive, entertaining questions from the in-person as well as the online attendees.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>7:00 AM</td>
<td>Light Breakfast</td>
</tr>
<tr>
<td>7:30 AM</td>
<td>Opening Remarks&lt;br&gt;Ali Sheikholeslami, Circuit Insights Organizer/Moderator</td>
</tr>
<tr>
<td>7:35 AM</td>
<td>Welcoming Remarks&lt;br&gt;Eugenio Cantatore, ISSCC Conference Chair&lt;br&gt;John Long, SSCS President</td>
</tr>
<tr>
<td>7:40 AM</td>
<td>The CMOS Latch&lt;br&gt;Asad Abidi, University of California, Los Angeles, CA</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Interactive Q &amp; A</td>
</tr>
<tr>
<td>8:40 AM</td>
<td>The Art of Linear Analysis for Analog Circuits&lt;br&gt;Jaeha Kim, Seoul National University, Korea</td>
</tr>
<tr>
<td>9:25 AM</td>
<td>Interactive Q &amp; A</td>
</tr>
<tr>
<td>9:40 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:10 AM</td>
<td>The Basics of Low Noise Amplifiers&lt;br&gt;Rabia Yazicigil Kirby, Boston University, MA</td>
</tr>
<tr>
<td>10:55 AM</td>
<td>Interactive Q &amp; A</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>The Basics of Analog-to-Digital Converters&lt;br&gt;Maurits Ortmanns, University of Ulm, Germany</td>
</tr>
<tr>
<td>11:55 AM</td>
<td>Interactive Q &amp; A</td>
</tr>
<tr>
<td>12:10 PM</td>
<td>Attendees Feedback</td>
</tr>
<tr>
<td>12:20 PM</td>
<td>Networking Lunch</td>
</tr>
<tr>
<td>1:30 PM</td>
<td>Conclusion</td>
</tr>
</tbody>
</table>
There are a total of 12 tutorials this year on 12 different topics. Each tutorial, selected through a competitive process within each subcommittee of the ISSCC, presents the basic concepts and working principles of a single topic of broad interest. The tutorials are intended for non-experts, graduate students, and practicing engineers who wish to explore and understand a new topic. Tutorial registration bundles access to all 12 of the tutorials. Participants are asked to select between the option for only on-demand access to the tutorials (provided ahead of the conference) or the option to additionally attend a full-day live Q&A and networking session with the presenters during the conference, at no additional charge. The coordinators for the 2023 ISSCC Tutorials are (in the same order as the tutorials): Jens Anders (T1), Yan Lu (T2), Shahrzad Naraghi (T3), Chia-Hsiang Yang (T4), Eric J.-W. Fang (T5), Leonardo Gasparini (T6), Yih Wang (T7), Jeff Walling (T8), Noriyuki Miura (T9), Bodhisatwa Sadhu (T10), Byungsub Kim (T11), Jae-Sun Seo (T12).

Naveen Verma
ISSCC Tutorials Chair

The presentations of all 12 tutorials will be available online, on-demand, as of:
Friday, Feb. 10, 2023, 5:00pm, PST

Live Q&A in person for the tutorials:
Sunday Feb. 19, 2023

10:00 AM - Live Q&A in person - February 19
T1: Fundamentals of Frequency References
Danielle Griffith, Texas Instruments, Dallas, TX

Frequency references are a fundamental building block in a vast array of electronic systems. This tutorial will introduce several types of oscillators commonly used as frequency references, including crystal and MEMS oscillators as well as fully-integrated oscillators. Classical circuit architectures and recent advances will be shown. The tutorial will focus on how system-level requirements influence the circuit-level architecture, the required frequency accuracy, power consumption, and other design targets. Design tradeoffs will be described for each oscillator type. At the end of this tutorial, attendees will have a solid understanding of frequency reference specifications, common oscillator architectures, tradeoffs, and recent innovations in the field.

Danielle Griffith received the B.S.E.E. and M.Eng. degrees from the Massachusetts Institute of Technology. She is currently a Fellow at Texas Instruments in Dallas, Texas. Her areas of expertise are circuits and architectures for efficient wireless systems, low power oscillators, and MEMS circuitry. She has published a book chapter and >50 papers, and holds 22 issued US patents. Danielle has presented at numerous conference tutorial and workshop sessions. She has been a TPC member for the RFIC, ISSCC, and VLSI conferences. She is a senior member of the IEEE, an associate editor of the IEEE JSSC, and a Distinguished Lecturer of the SSCS.

10:20 AM - Live Q&A in person - February 19
T2: Bridging RF and Power: An Introduction to Envelope Tracking Systems and Building Blocks
Ji-Seon Paek, Pusan National University, Pusan, Korea

Envelope tracking (ET) is a well-established power-management technique to improve the power efficiency of RF power amplifiers. This tutorial covers the principles of envelope-tracking operation, and the design of building blocks under ET-system link budget considerations. It develops the understanding of standard-specific system specifications, required by 3GPP and IEEE standards, to enable optimal design of each building block. Based on the understanding, various supply-modulator (SM) structures and power-management circuit techniques will be reviewed, which can efficiently power RF power amplifiers while meeting the requirements of wireless communication standards.

Jiseon Paek received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2004, 2006, and 2011, respectively. Since 2011, he has been with Samsung Electronics, where he leads various projects developing wireless RF transceivers, envelope tracking (ET) ICs, and fully integrated power ICs for mobile handset applications. Since 2022, he has been an Associate Professor in the Department of Electronics Engineering at Pusan National University (PNU), Korea. He is now serving on the power management sub-committee of ISSCC.
10:40 AM - Live Q&A in person - February 19

T3: Fundamentals of Data Converters

Yun Chiu, University of Texas at Dallas, Richardson, TX

A refreshing review of fundamental data-conversion principles and circuit techniques, ranging from the concepts of sampling and quantization, to flash, pipeline and SAR architectures, to common circuit building blocks, to time- and frequency-domain measurement techniques of converters, will be presented in this tutorial. An emphasis will be placed on performance robustness, digital correctability, and calibration in advanced process nodes. The tutorial will wrap up with a historic remark on and a future perspective of the ADC Figure-of-Merits.

Yun Chiu is an Erik Jonsson Distinguished Professor of the ECE Department of the University of Texas at Dallas, where he directs the Analog and Mixed-Signal Lab at the Texas Analog Center of Excellence. His industry experience includes working as a Senior Staff Member in a Silicon Valley startup in the late 90s and co-founding Formula Microelectronics in 2015 during his sabbatical leave. He has served on the technical program committees of VLSI-C, CICC, and A-SSCC. He is now serving on the data converter subcommittee of ISSCC. He received his Ph.D. from UC Berkeley.

11:00 AM - Live Q&A in person - February 19

T4: Automotive System Design

Sugako Otani, Renesas Electronics, Tokyo, Japan

The automotive industry is in the midst of a significant transformation. “CASE: Connected, Autonomous, Shared & Service, Electric” has been advocated as a trend. Along with this trend, automotive E/E (Electrical/Electronic) architecture has rapidly progressed toward ECU (Electronic Control Unit) integration and centralization in the autonomous driving era. The tutorial introduces automotive system design and key technologies of LSI devices, including processors for advanced vehicle control and cognitive/judgment processing. Multiple safety mechanisms for automotive functional safety are also covered.

Sugako Otani is a system and processor architect at Renesas Electronics Corporation. Her current research focuses on application-specific architectures, ranging from IoT devices to automotive. She joined Mitsubishi Electric Corporation, Japan, in 1995 after receiving an M.S. in physics from Waseda University, Tokyo. She received a Ph.D. in Electrical Engineering and Computer Science from Kanazawa University in 2015. From 2005 to 2006, she was a Visiting Scholar at Stanford University. She is a committee member of ISSCC, VLSI Symposium, ESSCIRC, and Cool Chips. Since 2019, she has been a Visiting Associate Professor at Nagoya University, Japan.

11:20 AM - Live Q&A in person - February 19

T5: All-Digital PLLs: From Fundamental Concepts to Future Trends

Akihide Sai, Toshiba, Kawasaki, Japan

Frequency synthesis has become ubiquitous in chip designs for clocking, RF, and data sampling. Traditional analog PLLs have moved to digital implementations, for area, power, and technology portability. This tutorial describes the evolution of all-digital PLLs, from the basic digitization of oscillator control at integer ratios, to low-noise flexible fractional-N frequency synthesis with digital-to-time converters (DTCs). The evolution of two noise-critical blocks is described: time-to-digital converters (TDCs) and fractional dividers. This includes voltage-based TDCs, such as time amplifiers and successive-approximation-register (SAR) architectures, and various DTCs for fractional-divider noise reduction. It concludes with architectures at the limits of noise and size, namely bang-bang TDCs, and looks at future digital PLL trends. The presentation emphasizes key considerations for digital systems, including fast dynamic frequency scaling (DFS), fine resolution, and noise mitigation.
Akihide Sai received the B.E. and M.E. degrees from Waseda University, Tokyo, Japan, in 2002 and 2004, respectively. In 2004, he joined the Corporate Research and Development Center, Toshiba Corporation, Kawasaki, Japan. From 2004 to 2015, he has been engaged in the research and development of low-power transceivers and digital/analog phase-locked loops (PLLs). Since 2016, he has been a senior research scientist and a team leader of mixed-signal circuits for automobile LiDAR SoCs. He contributed to high-performance mixed-signal circuit and LiDAR system projects and co-authored more than 20 technical papers and patents.

Seong-Jin Kim, Ulsan National Institute of Science and Technology, Ulsan, Korea

This tutorial will present the technologies behind single-photon avalanche-diode (SPAD)-based solid-state CMOS LiDAR sensors that have emerged to realize level-5 automotive vehicles and the metaverse AR/VR in mobile devices. It will begin with the fundamentals of direct and indirect time-of-flight (ToF) techniques, followed by structures and operating principles of three key building blocks: SPAD devices, time-to-digital converters (TDCs), and signal-processing units for histogram derivation. The tutorial will finally introduce the recent development of on-chip histogramming TDCs with some state-of-the-art examples.

Seong-Jin Kim received a Ph.D. degree from KAIST, Daejeon, South Korea, in 2008 and joined the Samsung Advanced Institute of Technology to develop 3D imagers. From 2012 to 2015, he was with the Institute of Microelectronics, A*STAR, Singapore, where he was involved in designing various sensing systems. He is currently an associate professor at Ulsan National Institute of Science and Technology, Ulsan, South Korea, and a co-founder of SolidVUE, a LiDAR startup company in South Korea. His current research interests include high-performance imaging devices, LiDAR systems, and biomedical interface circuits and systems.

Eric Karl is an Intel Fellow, Director of Advanced Design and Director of Embedded Memory Technology and Circuits. Karl leads the Advanced Design group in Intel’s Technology Development organization, where he is responsible for standard-cell library architecture, memory and analog circuit technologies employed by all designers on Intel technology. Karl leads teams at Intel responsible for design technology co-optimization and develops a wide-range of circuits for early development test vehicles to enable technology development. Karl played a lead role in Intel’s embedded memory technology development and the transition to FinFET technology in 2012. Karl holds doctoral, master’s and bachelor’s degrees in electrical engineering from the University of Michigan, Ann Arbor. He has published over 30 peer-reviewed technical papers, holds numerous patents and is currently serving on the memory subcommittee of the International Solid-State Circuits Conference (ISSCC).
Modern multimode sub-6GHz receivers heavily employ current-mode passive mixers and N-path filters to simultaneously satisfy the noise requirements and deal with large in-band and out-of-band interferences. After a brief description of a typical receiver structure and its performance matrix, the operation of current-mode receivers and N-path filters will be explained in detail. In particular, this tutorial will focus on the impedance transformation property and reciprocal mixing of those structures. The tutorial will then cover architectures and applications exploiting N-path filters, such as high-order programmable bandpass filters, magnetic-free circulators, mixer-first, and low-noise trans-impedance amplifier (LNTA)-based receivers.

Masoud Babaie is a associate professor at the Delft University of Technology, The Netherlands. His research interests include RF/millimeter-wave integrated circuits and systems for wireless communications. He has authored or co-authored one book, three book chapters, 11 patents, and over 80 technical articles. Dr. Babaie serves on the technical program committee of the IEEE ISSCC and is the co-chair for the emerging computing devices and circuits Subcommittee of IEEE ESSCIRC. He was a co-recipient of the 2019 IEEE ISSCC demonstration-session certificate of recognition and the 2020 IEEE ISSCC Jan Van Vessem Award for outstanding European paper. He also received the Veni grant from the Netherlands Organization for Scientific Research (NWO) in 2019.

The boom of connected IoT nodes and ubiquity of wireless communications are projected to increase wireless data traffic by several orders of magnitude in the near future. While these future scalable networks support increasing numbers of wireless devices utilizing the EM spectrum, ensuring the security of wireless communications and sensing is also a critical requirement under tight resource constraints. The physical layer has increasingly become the target of attacks by exploiting hardware weaknesses, e.g., side-channel attacks/fault injection/direct probing, and signal properties, e.g., time, frequency, and modulation characteristics. This tutorial introduces common security vulnerabilities within wireless systems such as jamming, eavesdropping, counterfeiting and spoofing, followed by physical-layer countermeasures, while assessing the trade-offs between performance and security. It examines recent research directions, e.g., secure spatio-temporal modulated arrays, temporal swapping of decomposed constellations, RF fingerprinting, bit-level frequency hopping, and integrated physical-attack-detection (anomaly-detection) sensors, and reaction circuits, and finally discusses research opportunities looking forward.

Rabia Yazicigil is an Assistant Professor in the ECE Department at Boston University and a Visiting Scholar at MIT. She was a Postdoctoral Associate at MIT and received her PhD degree from Columbia University in 2016. Her research interests lie at the interface of integrated circuits, signal processing, security, bio-sensing, and wireless communications to innovate system-level solutions for future energy-constrained applications. She has received numerous awards, including the “Electrical Engineering Collaborative Research Award” for her PhD research (2016), second place at the Bell Labs Future X Days Student Research Competition (2015), and 2014 Millman Teaching Assistant Award of Columbia University. She served as the Vice Chair of the Rising Stars 2020 workshop at the ISSCC. She is a member of the ISSCC and ESSCIRC TPCs and 2015 MIT EECS Rising Stars cohort.
2:00 PM - Live Q&A in person - February 19
T10: The Art of mm-Wave Design and Layout
Shahriar Shahramian, Nokia – Bell Labs, New Providence, NJ

We live in the golden age of mm-wave ASIC design! With the rise of 5G networks & 6G research, a massive push for commercialization of mm-wave integrated circuits is underway. This tutorial explores the hidden impairments that are often overlooked or difficult to locate in mm-wave layouts and interconnects. Using real-life fabricated circuit blocks operating up to and beyond D-band (170GHz), as well as optical circuits operating beyond 100Gb/s, the tutorial will explore layout challenges and impairments that can adversely affect the circuit performance. After modeling these elements, simulations demonstrate the impact of the parasitics on bandwidth, center frequency, stability, and noise figure. Furthermore, mm-wave techniques at the chip level are explored from ground planes to flip-chip bumps. Finally, going beyond the boundaries of integrated circuits, co-design techniques will be explored to carry mm-wave signals into packages, printed circuit boards, and antennas.

Shahriar Shahramian received the Ph.D. degree from University of Toronto in 2010 where he focused on the design of mm-wave data converters and transceivers. Dr. Shahramian has been with Bell Laboratories – Nokia since 2009 and is currently the Director of the Communication & Sensing ASICs Research Group. His research focus includes the design of mm-wave wireless and wireline integrated circuits and systems. Dr. Shahramian is a Bell Labs Fellow and leads the design and architecture of several state-of-the-art ASICs for optical coherent and wireless backhaul products. Shahriar serves as the chair of the mm-Wave & THz subcommittee of IEEE BCTM, as well as chair of mm-Wave SoCs at IEEE RFIC, and is a member of the technical program committee of IEEE ISSCC. He has also served as the Guest Editor of the IEEE Journal of Solid-State Circuits (JSSC). Dr. Shahramian has also been the recipient of an Ontario Graduate Scholarship and a University of Toronto Fellowship. He also received the best paper awards at the CSICS Symposium in 2005 and 2015, the RFIC Symposium in 2015 and 2020 and ISSCC in 2018. He was the recipient of the IEEE MTT Young Engineer Award in 2020. He holds an Adjunct Associate Professor position at Columbia University, has received several teaching awards and is the founder and host of The Signal Path educational video series. Dr. Shahramian has presented short courses and workshops at the IEEE CSICS, BCTM, BCICTS, RFIC/IMS and ISSCC conferences.

2:20 PM - Live Q&A in person - February 19
T11: Digital Equalization and Timing Recovery Techniques for ADC-DSP Based High-Speed Links
Masum Hossain, University of Alberta, Edmonton, Canada

As we move beyond 200Gb/s, equalization and timing-recovery techniques have evolved drastically, with ISI and latency playing a significant role in DSP-based receivers, especially with multi-level signaling. This tutorial aims at bridging the gap between well-understood analog/mixed-signal solutions and today's DSP-based solutions. Starting from traditional analog architectures, the tutorial will walk through the evolution toward today's DSP-based equalization and timing recovery. The tutorial will include digital equalization, timing recovery, their interaction, and interdependency. MLSD, a recent trend in DSP-based equalization will also be covered.

Masum Hossain received the B.Sc. degree from the Bangladesh University of Engineering and Technology, Dhaka, Bangladesh, in 2002, the M.Sc. degree from Queen's University, Kingston, ON, Canada, in 2005, and the Ph.D. degree from the University of Toronto, Toronto, ON, in 2010. From 2008 to 2010, he was with the Analog and Mixed-Signal Division, Gennum Corporation, Burlington, ON. From 2010 to 2012 he was with Rambus Laboratory, Sunnyvale, CA, USA, as a Senior Member of Technical Staff. In 2013, he joined the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada. Dr. Hossain was a recipient of the Best Student Paper Award at the 2008 IEEE Custom Integrated Circuits Conference and the Analog Device's Outstanding Student Designer Award in 2010. In 2021 he received EPS society nominated best paper award in IEEE Transaction in Components, Packaging and Manufacturing.
Many low-cost, ultra-low-power applications require flexibility and cannot afford the large silicon budget of a specialized machine-learning/artificial-intelligence (ML/AI) accelerator. The tutorial will review the key ideas and approaches to extend the instruction-set architecture (ISA) and microarchitecture, as well as the digital design of processor cores to achieve high efficiency for ML. ISA extension examples (e.g. ARM’s Helium and RISC-V extensions) will be analyzed, along with implementation challenges and solutions, drawing insights from various silicon-proven RISC-V cores.

Luca Benini holds the Chair of Digital Circuits and Systems at ETH Zürich and is a Full Professor at Università di Bologna. He served as chief architect in STmicroelectronics, France, from 2009-2012. He received a PhD from Stanford University. His research interests are in energy-efficient parallel computing systems, smart sensing micro-systems and machine learning hardware. He is a Fellow of the IEEE, Fellow of the ACM, and a member of the Academia Europaea. He is the recipient of the 2016 IEEE CAS Mac Van Valkenburg award, the 2019 IEEE TCAD Donald O. Pederson Best Paper Award and the ACM/IEEE A. Richard Newton Award 2020.
Transceivers for Exascale: Towards Tbpps/mm and sub-pJ/bit

Connectivity is a key enabler of exascale computing systems. The forum covers electrical and optical transceivers used throughout these systems, from short die-to-die interconnect to long-distance network interfaces. In addition to state-of-the-art standard and proprietary interfaces, the forum also covers emerging and future works that will significantly increase interface bandwidth and power efficiency, and the design challenges of building high-performance connectivity chips.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Tamer Ali, Mediatek, Irvine, CA</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>High-Density, Energy-Efficient Interconnect Technologies Inside Supercomputers</td>
</tr>
<tr>
<td></td>
<td>Yuichiro Ajima, Fujitsu, Kawasaki, Japan</td>
</tr>
<tr>
<td>9:10 AM</td>
<td>Bandwidth-Density- and Energy-Optimized Die-to-Die Interfaces</td>
</tr>
<tr>
<td></td>
<td>Elad Alon, Blue Cheetah, Sunnyvale, CA</td>
</tr>
<tr>
<td>9:55 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:10 AM</td>
<td>Advanced Packaging and 3D-IC Interconnections</td>
</tr>
<tr>
<td></td>
<td>Shenggao Li, TSMC, San Jose, CA</td>
</tr>
<tr>
<td>10:55 AM</td>
<td>PCIe Rising: The Journey to 64Gb/s and 128Gb/s</td>
</tr>
<tr>
<td></td>
<td>Marc Loinaz, Cadence, San Jose, CA</td>
</tr>
<tr>
<td>11:40 AM</td>
<td>Circuit Designs for 200+Gb/s Transceivers</td>
</tr>
<tr>
<td></td>
<td>Jihwan Kim, Intel, Hillsboro, OR</td>
</tr>
<tr>
<td>12:25 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:40 PM</td>
<td>Electronics and Photonics for Beyond 200G Capable Transceivers</td>
</tr>
<tr>
<td></td>
<td>Peter Ossieur, imec, Ghent, Belgium</td>
</tr>
<tr>
<td>2:25 PM</td>
<td>Direct-drive Optical I/O using Monolithic Silicon Photonics Integration</td>
</tr>
<tr>
<td></td>
<td>Christoph Schulien, Ranovus, Nuremberg, Germany</td>
</tr>
<tr>
<td>3:10 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:25 PM</td>
<td>Advancements in High-Speed Electrical Terahertz Waveguide Interconnects</td>
</tr>
<tr>
<td></td>
<td>Hyeon-Min Bae, KAIST/Point2-technology, Daejeon, Korea</td>
</tr>
<tr>
<td>4:10 PM</td>
<td>Realizing Petabit/s IO and sub-pJ/bit System-Wide Communication</td>
</tr>
<tr>
<td></td>
<td>with Silicon Photonics</td>
</tr>
<tr>
<td></td>
<td>Keren Bergman, Columbia University, New York, NY</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
Vehicle electrification in EV/HEV is demanding unprecedented power electronic devices, circuits, and systems. This forum provides a comprehensive overview of the mega trend and design challenges on all levels, specifically related to battery protection and management systems, drivetrain topologies & systems, power semiconductor devices and modules, supplemental power electronics, automotive sensors, PMIC, and LED drivers.

**Agenda**

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Mega Trends in Vehicle Electrification and Future EV Technology</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>The Battery System is the Core of Future Mobility</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>Trends and Research Cases of 800V Motor Drive Circuits for Battery Electric Vehicle</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>The Opportunity from GaN and for GaN in Cars</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Power Electronics Components: MCU, Isolated Gate Driver, Isolated Power Supply, and Sensors</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>Long-Range High-Resolution LiDAR Technology</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Smart Power ASICS: System Definer and Not Just Components</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>High-Efficiency LED Drivers for Automotive Applications</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
This forum reviews the state-of-the-art for power amplification and digital predistortion technologies from RF to mm-wave frequencies with applications to cellular, wifi, and satellite communications. Speakers are chosen to cover advances in CMOS/BiCMOS as well as GaAs/GaN process technologies that comprehensively connect underlying devices, circuits, and system architectures. The forum will also cover the emerging capabilities of digital signal processing for analog and digital PAs in RF bands and mm-wave arrays.
SPECIAL EVENTS

Mentoring Session/Networking Bingo Event
(Open to all Attendees)
3:00 - 5:00 PM

Women in Circuits (WiC) together with ISSCC will be holding a networking and mentoring session on Sunday afternoon. Distinguished panelists from the “Integrated Circuits in an Interconnected World” panel, WiC members, and other participants will play getting-to-know-you bingo to promote engagement between various members of the community. This will give participants the chance to network and mingle with people across a spectrum of seniority in the field in a casual setting. This event is open to all ISSCC attendees and the public.

EE1: Student Research Preview (SRP)
8:00 PM

The Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP consists of a number of ninety-second presentations followed by a Poster Session, by graduate students from around the world, which have been selected on the basis of a short submission concerning their on-going research. Selection is based on the technical quality and innovation of the work. This year, the SRP will be presented in three theme sections: 1) RF and Analog, 2) Energy-Efficient Circuits and Systems, and 3) Compute-in-Memory (CIM), Artificial Intelligence (AI) and Security.

The SRP will include an inspirational lecture by Professor Mark Horowitz (Stanford University). SRP begins at 8:00 pm on Sunday, February 19th. It is open to all ISSCC registrants.

SRP ORGANIZING COMMITTEE

Co-Chair: Jerald Yoo, National University of Singapore, Singapore
Co-Chair: Mondira (Mandy) Pant, Intel, MA
Advisor: Anantha Chandrakasan, MIT, MA
Advisor: Jan Van der Spiegel, University of Pennsylvania, Philadelphia, PA
Media/Publications: Laura Fujino, University of Toronto, Toronto, Canada
A/V: Trudy Stetzler, Halliburton, Houston, TX

COMMITTEE MEMBERS

Utsav Banerjee, IISC, India
Hsin-Shu Chen, National Taiwan University, Taiwan
Po-Hung Chen, National Chiao Tung University, Taiwan
Zeynep Deniz, IBM, NY
Sijun Du, Delft University of Technology, The Netherlands
Antoine Frappe, University of Lille, France
Hao Gao, Eindhoven University of Technology, The Netherlands
Preet Garcha, Texas Instruments, TX
Minkyu Je, KAIST, Korea
Matthias Kuhl, University of Freiburg, Germany
Jaydeep Kulkarni, University of Texas at Austin, TX
Jiamin Li, Southern University of Science and Technology, China
Carolina Mora Lopez, imec, Belgium
Noriyuki Miura, Osaka University, Japan
Phillip Nadeau, Analog Devices, MA
Mondira Pant, Intel, MA
Negar Reiskarimian, Massachusetts Institute of Technology, MA
Atsushi Shirane, Tokyo Institute of Technology, Japan
Mahsa Shoaran, EPFL, Switzerland
Yildiz Sinangil, Apple, CA
Mahmut Sinangil, Nvidia, CA
Filip Tavernier, KU Leuven, Belgium
Chia-Hsiang Yang, National Taiwan University, Taiwan
Lita Yang, Meta, CA
Rabia Tugce Yazıcıgil, Boston University, MA
Jerald Yoo, National University of Singapore, Singapore
Milin Zhang, Tsinghua University, China
Although traditional scaling has slowed over the past decade, we have made tremendous progress as an industry with new approaches including chiplet-based architectures, domain-specific accelerators, and advanced packaging technologies which have enabled major milestones including the first exascale supercomputers. As we look into the future, we need to accelerate the pace of innovation to drive the next decade of advancement in high-performance computing. By far, the largest limiting factor to delivering continued compounded growth in computation power is energy efficiency. In this paper, we highlight a holistic strategy for accelerating innovation in energy efficiency required for next-generation high-performance computing and ultimately achieving zettascale performance. These approaches will be built on continued innovation in process technologies, modular chiplet architectures, and advanced packaging. Fully meeting the challenge will require new dimensions of improvement through extending domain-specific architectures to accelerate core algorithms in combination with wide-scale deployment of AI across all aspects of the system from transistors to software.

The past 50 years has been an era in which analog equipment has been replaced by digital counterparts. Audio, TV, video, camcorder, camera, recording, wired connection, and wireless communication have been subject to digitization. The digitization of these devices and systems was due to the technological shift from bipolar to CMOS, and to the development of logic and memory circuits supported by scaling laws. In addition, design innovation in mixed-signal integrated circuits such as ADCs and DACs has shown to be indispensable. This talk will look back on the digitization of equipment and the mixed-signal integrated circuit technology that contributed to it. Further, we will look forward to future applications and developments.
1.3 EU Chips Act Drives Pan-European Full-Stack Innovation Partnerships

Jo De Boeck, Executive Vice President and Chief Strategy Officer, imec & KU Leuven, Leuven, Belgium

In every aspect of our life and society, semiconductors play a major role. The pandemic in conjunction with supply chain hiccups and geopolitical tensions made all regions realize that they need to revisit their presence in the semiconductor value chain. The European Commission projected the ambition of achieving a 20% share of the global semiconductor production by 2030.

Europe can leverage existing strengths such as, among others, the unique position of equipment companies and leadership positions in 300mm semiconductor technology R&D. The Chips-for-Europe initiative will invest in pilot lines and ecosystems for chip manufacturing, embracing leading-edge and first-of-a-kind technologies. The pilot lines will allow early exploration of the potential impact of new technology features in advanced chip and system architectures. This will trigger increased demand and accelerate industrial uptake of the novel technologies. This type of innovation loop is also essential for deep-tech start-ups building their unique value proposition. The full-stack, networked model of industry collaboration is at the core of the EU Chips Act ambition and will impact different application domains such as heterogeneous cloud and distributed computing, connectivity, automotive, and health.

It is crucial for all this innovation potential that we, as an industry, consider that semiconductor manufacturing is resource-intensive with respect to energy, water, chemicals, and raw materials. Design-technology co-optimization (DTCO) and System-Technology co-optimization (STCO) methodologies can develop a framework for early sustainability assessments of logic technologies. Finally, we urgently need to get the message across that climate, health, safety, and human connectedness all require complex digital backbones, if we want to stand a chance of attracting the right talent.

1.4 5G Drives Exponential Increase in Processing Needs Across all Industries

Erik Ekudden, Senior Vice President & Chief Technology Officer, Ericsson, Kista, Sweden

Across essentially all industrial sectors, advanced semiconductor technology is the key enabler for innovations in customer offerings and internal efficiencies. The increase in the value of data and the related push for AI are examples of forces that increase the demand for compute power, which translates to more complex and powerful silicon. Moore’s Law, supported by rapidly evolving semiconductor technology and ever more advanced building practices and assembly technologies, has met the need for decades.

But what is driving 5G today? If we look at the processing requirements, it is the digital front-end, physical layer processing, and beam forming. Back in 2010, LTE/4G was a 20MHz carrier with two receive and two transmit branches, and there was a transmission time interval of one millisecond. Fast forward to where we are today on 5G with massive MIMO, we typically have 100MHz carrier bandwidth. That is a factor of five increase. We have 64 transmitter and 64 receiver radios, which is an increase by a factor of 32, and the transmission time is down to 0.5 milliseconds. In other words, there is only half the time to do 160 times more processing. This is driving an exponential increase in processing needs across the telecom business today, and will continue to do so as we race towards 6G. This talk will address whether the semiconductor industry is ready to tackle these challenges.
Digital Processors

Session Chair: Shidhartha Das, AMD, Cambridge, United Kingdom
Session Co-Chair: Ji-Hoon Kim, Ewha Womans University, Seoul, Korea

1:30 PM

2.1 “Zen 4”: The AMD 5nm 5.7GHz x86-64 Microprocessor Core
1AMD, Boxborough, MA; 2AMD, Fort Collins, CO; 3AMD, Austin, TX; 4AMD, Santa Clara, CA

2:00 PM

2.2 A 5G Mobile Gaming-Centric SoC with High-Performance Thermal Management in 4nm FinFET
MediaTek, Hsinchu, Taiwan

2:30 PM

2.3 Amorphica: 4-Replica 512 Fully Connected Spin 336MHz Metamorphic Annealer with Programmable Optimization Strategy and Compressed-Spin-Transfer Multi-Chip Extension
K. Kawamura1, J. Yu1, D. Okonogi1, S. Jimbo1, G. Inoue1, A. Hyodo1, Á. L. García-Arias1, K. Ando2, B. H. Fukushima-Kimura2, R. Yasudo2, T. V. Chu1, M. Motomura1
1Tokyo Institute of Technology, Yokohama, Japan
2Hokkaido University, Sapporo, Japan
3Kyoto University, Kyoto, Japan
*Equally Credited Authors (ECAs)

Break 3:00 PM

3:15 PM

2.4 A Fully Integrated End-to-End Genome Analysis Accelerator for Next-Generation Sequencing
Y-L. Chen1, C-H. Yang1, Y-C. Wu1, C-H. Lee2, W-C. Chen1, L-Y. Lin2, N-S. Chang3, C-P. Lin3, C-S. Chen1, J-H. Hung1, C-H. Yang2
1National Taiwan University, Taipei, Taiwan; 2GeneASIC Technologies, Hsinchu, Taiwan
3Taiwan Semiconductor Research Institute, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

3:45 PM

2.5 A 28nm 142mW Motion-Control SoC for Autonomous Mobile Robots
I-T. Lin1, Z-S. Fu1, W-C. Chen2, L-Y. Lin2, N-S. Chang2, C-P. Lin2, C-S. Chen2, C-H. Yang3
1National Taiwan University, Taipei, Taiwan
2Taiwan Semiconductor Research Institute, Hsinchu, Taiwan
3National Yang Ming Chiao Tung University, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

4:15 PM

2.6 VISTA: A 704mW 4K-UHD CNN Processor for Video and Image Spatial/Temporal Interpolation Acceleration
K-P. Lin, J-H. Liu, J-Y. Wu, H-C. Liao, C-T. Huang
National Tsing Hua University, Hsinchu, Taiwan

4:45 PM

2.7 MetaVRain: A 133mW Real-Time Hyper-Realistic 3D-NeRF Processor with 1D-2D Hybrid-Neural Engines for Metaverse on Mobile Devices
D. Han, J. Ryu, S. Kim, S. Kim, H-J. Yoo
Korea Advanced Institute of Science and Technology, Daejeon, Korea

Conclusion 5:15 PM
**Amplifiers and Oscillators**

**Session Chair:** Jens Anders, University of Stuttgart, Stuttgart, Germany  
**Session Co-Chair:** Shon-Hang Wen, MediaTek, Hsinchu, Taiwan

**1:30 PM**

3.1 **A 120.9 dB DR, -111.2 dB THD+N Digital-Input Capacitively-Coupled Chopper Class-D Audio Amplifier**

H. Zhang¹, M. Berkhout², K. A. A. Makinwa³, Q. Fan¹  
¹Delft University of Technology, Delft, The Netherlands  
²Goodix Technology, Nijmegen, The Netherlands

**2:00 PM**

3.2 **A Chopper-Stabilized Amplifier with a Relaxed Fill-In Technique and 22.6 pA Input Current**

T. Rooijers¹,², J. H. Huijsing¹, K. A. A. Makinwa¹  
¹Delft University of Technology, Delft, The Netherlands; ²now at Broadcom, Bunnik, The Netherlands

**2:15 PM**

3.3 **Bandpass Filter and Oscillator ICs with THD < -140 dBc at 10 Vppd for Testing High-Resolution ADCs**

S. Sarkar¹,², R. Agarwal¹, N. Krishnapura²  
¹Texas Instruments, Bangalore, India; ²Indian Institute of Technology Madras, Chennai, India

**2:30 PM**

3.4 **A 0.01 mm² 10 MHz RC Frequency Reference with a 1-Point On-Chip-Trimmed Inaccuracy of ±0.28% from -45°C to 125°C in 0.18 μm CMOS**

X. An¹,², S. Pan¹,³, H. Jiang², K. A. A. Makinwa¹  
¹Delft University of Technology, Delft, The Netherlands  
²Silicon Integrated, Eindhoven, The Netherlands; ³Tsinghua University, Beijing, China

*Equally Credited Authors (ECAs)*

**3:00 PM Break**

**3:15 PM**

3.5 **A 1.4 μW/MHz 100 MHz RC Oscillator with ±1030 ppm Inaccuracy from -40°C to 85°C After Accelerated Aging for 500 Hours at 125°C**

K-S. Park, N. Pal, Y. Li, R. Xia, T. Wang, A. Abdelrahman, P. K. Hanumolu  
University of Illinois, Urbana, IL

**3:45 PM**

3.6 **A 12/13.56 MHz Crystal Oscillator with Binary-Search-Assisted Two-Step Injection Achieving 5.0 nJ Startup Energy and 45.8 μs Startup Time**

H. Li¹, K-M. Lei¹, P-I. Mak¹, R. P. Martins¹ ²  
¹University of Macau, Macau, China; ²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

**4:15 PM**

3.7 **A 16 MHz XO with 17.5 μs Startup Time Under 104 ppm-ΔF Injection Using Automatic Phase-Error Correction Technique**

Z. Cai¹, X. Wang¹, Z. Wang¹, Y. Yin¹, W. Zhang¹, T. Xu¹, Y. Guo¹  
¹Nanjing University of Posts and Telecommunications, Nanjing, China; ²Hefei University, Hefei, China

**4:30 PM**

3.8 **A 0.954 nW 32 kHz Crystal Oscillator in 22nm CMOS with Gm-C-Based Current Injection Control**

Y. Zhang¹, Y. You¹, W. Ren¹, X. Xu¹, L. Shen¹, J. Rui¹, R. Huang¹, L. Ye¹ ²  
¹Peking University, Beijing, China  
²Advanced Institute of Information Technology of Peking University, Hangzhou, China

**4:45 PM**

3.9 **A 0.5 to-400 MHz Programmable BAW Oscillator with Fractional Output Divider Achieving 4 ppm Frequency Stability over Temperature and <95 fs Jitter**

S. Mukherjee¹, Y. Darwehkar¹, J. Janardhanan¹, P. Mirajkar¹, R. Reddy¹, H. Ramesh¹, B. Bahr², J. Chand¹, U. Meda¹, B. Haroun², S. Karantha¹, E. Yen¹, K. Martin², D. Gan², A. Sijelmasi², S. Aniruddhan¹  
¹Texas Instruments, Instruments, Bangalore, India; ²Texas Instruments, Dallas, TX  
³Texas Instruments, Santa Clara, CA; ⁴Texas Instruments, Melaka, Malaysia  
⁵Indian Institute of Technology Madras, Chennai, India

**Conclusion 5:15 PM**
Frequency Synthesizers

Session Chair: Dmytro Cherniak, Infineon Technologies, Villach, Austria
Session Co-Chair: Wanghua Wu, Samsung Semiconductor, Santa Clara, CA

1:30 PM

4.1 A 16GHz, 41kHz rms Frequency Error, Background-Calibrated, Duty-Cycled FMCW Charge-Pump PLL
P. T. Renukaswamy1,2, K. Vaesen1, N. Markulic1, V. Derudder1, D-W. Park1, P. Wambacq1,2, J. Craninckx1
1imec, Heverlee, Belgium
2Vrije Universiteit Brussel, Brussels, Belgium

2:00 PM

4.2 A 135fs rms-Jitter 0.6-to-7.7GHz LO Generator Using a Single LC-VCO-Based Subsampling PLL and a Ring-Oscillator-Based Sub-Integer-N Frequency Multiplier
Korea Advanced Institute of Science and Technology, Daejeon, Korea
*Equally Credited Authors (ECAs)

2:30 PM

4.3 A 76.7fs-Integrated-Jitter and -71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering
S. M. Dartizio1, F. Tesolin1, G. Castoro1, F. Buccoleri1, L. Lanzoni1, M. Rossoni1, D. Cherniak2, L. Bertulesti1, C. Samorí1, A. L. Lacaita1, S. Levantino1
1Politecnico di Milano, Milan, Italy
2Infineon Technologies, Villach, Austria

Break 3:00 PM

3:15 PM

4.4 A 32kHz-Reference 2.4GHz Fractional-N Nonuniform Oversampling PLL with Gain-Boosted PD and Loop-Gain Calibration
Tokyo Institute of Technology, Tokyo, Japan

3:45 PM

4.5 A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology
G. Castoro*1, S. M. Dartizio*1, F. Tesolin1, F. Buccoleri1, M. Rossoni1, D. Cherniak2, L. Bertulesti1, C. Samorí1, A. L. Lacaita1, S. Levantino1
1Politecnico di Milano, Milan, Italy
2Infineon Technologies, Villach, Austria
*Equally Credited Authors (ECAs)

4:15 PM

4.6 A 47fs rms-Jitter and 26.6mW 103.5GHz PLL with Power-Gating Injection-Locked Frequency-Multiplier-Based Phase Detector and Extended Loop Bandwidth
J. Bang, J. Kim, S. Jung, S. Park, J. Choi
Korea Advanced Institute of Science and Technology, Daejeon, Korea

4:45 PM

4.7 A 0.4V-V DD 2.25-to-2.75GHz ULV-SS-PLL Achieving 236.6fs rms Jitter, -253.8dB Jitter-Power FoM, and -76.1dBc Reference Spur
Z. Zhang1, X. Shen1, Z. Zhang1, G. Li1, N. Qi1, J. Liu1, Y. Chen2, N. Wu1, L. Liu1
1Chinese Academy of Sciences, Beijing, China
2University of Macau, Macau, China

Conclusion 5:15 PM
5.1 A 3-Wafer-Stacked Hybrid 15MPixel CIS + 1MPixel EVS with 4.6GEvent/s Readout, In-Pixel TDC and On-Chip ISP and ESP Function

M. Guo1, S. Chen2, Z. Gao2, W. Yang1, P. Bartkovjak2, Q. Qin1, X. Hu1, D. Zhou1, M. Uchiyama2, Y. Kudo2, S. Fukuda1, C. Xu2, H. Ebihara2, A. Wang1, B. Jiang1, B. Mu1, H. Chen1, J. Yang2, T. Daf2, A. Suess2
1OmniVision Technologies, Shanghai, China; 2OmniVision Technologies, Santa Clara, CA

5.2 1.22μm 35.6Mpixel RGB Hybrid Event-Based Vision Sensor with 4.88μm-Pitch Event Pixels and up to 10K Event Frame Rate by Adaptive Control on Event Sparsity

K. Kodama1, Y. Sato1, Y. Yorikado1, R. Berner2, K. Mizoguchi1, T. Miyazaki1, M. Tsukamoto1, Y. Matoba1, H. Shinozaki1, A. Niwa1, T. Yamaguchi1, C. Brandli2, H. Wakabayashi1, Y. Oike1
1Sony Semiconductor Solutions, Atsugi, Japan; 2Sony Advanced Visual Sensing, Schlieren, Switzerland

5.3 A 2.97μm-Pitch Event-Based Vision Sensor with Shared Pixel Front-End Circuitry and Low-Noise Intensity Readout Mode

A. Niwa1, F. Mochizuki1, R. Berner2, T. Maruyama1, T. Terano1, K. Takamiya1, Y. Kimura1, K. Mizoguchi1, T. Miyazaki1, S. Kaizu1, H. Takahashi1, A. Suzuki1, C. Brandli2, H. Wakabayashi1, Y. Oike1
1Sony Semiconductor Solutions, Kanagawa, Japan; 2Sony Advanced Visual Sensing, Zurich, Switzerland

Break 3:00 PM

3:15 PM

5.4 A 0.64μm 4-Photodiode 1.28μm 50Mpixel CMOS Image Sensor with 0.98e- Temporal Noise and 20Ke- Full-Well Capacity Employing Quarter-Ring Source-Follower

Samsung Electronics, Hwasung, Korea

3:30 PM

5.5 A 16.4kPixel 3.08-to-3.86THz Digital Real-Time CMOS Image Sensor with 73dB Dynamic Range

M. Liu1, Z. Cai1, S. Zhou2, M-K. Law3, J. Liu1, J. Ma1, N. Wu1, L. Liu1
1Chinese Academy of Sciences, Beijing, China; 2Tianjin University, Tianjin, China; 3University of Macau, Macau, China; 4Zhejiang University, Hangzhou, China

3:45 PM

5.6 A 400x200 600fps 117.7dB-DR SPAD X-Ray Detector with Seamless Global Shutter and Time-Encoded Extrapolation Counter

B. Park1, B. Ahn1, H-S. Cho2, J. Jeong3, K. Hwang4, T. Kim3, M-J. Lee2, Y. Chae1
1Yonsei University, Seoul, Korea; 2Korea Institute of Science and Technology, Seoul, Korea; 3Rayence, Hwasoeung, Korea; 4Zhejiang University, Hangzhou, China

4:15 PM

5.7 55pW/pixel Peak Power Imager with Near-Sensor Novelty/Edge Detection and DC-DC Converter-Less MPPT for Purely Harvested Sensor Nodes

K. A. Ahmed*, H. Okuhara*, M. Alioto, National University of Singapore, Singapore, Singapore
*Equally Credited Authors (ECAs)

4:45 PM

5.8 Dual-Port CMOS Image Sensor with Regression-Based HDR Flux-to-Digital Conversion and 80ns Rapid-Update Pixel-Wise Exposure Coding

R. Gulve, R. Rangel, A. Barman, D. Nguyen, M. Wei, M. A. Sakr, X. Sun, D. B. Lindell, K. N. Kutulakos, R. Genov, University of Toronto, Toronto, Canada

Conclusion 5:15 PM
Advanced Wireline Links and Techniques

Session Chair: Friedel Gerfers, Technische Universität Berlin, Berlin, Germany
Session Co-Chair: Takashi Takemoto, Hitachi, Sapporo, Japan

1:30 PM

6.1 A 112Gb/s Serial Link Transceiver With 3-tap FFE and 18-tap DFE Receiver for up to 43dB Insertion Loss Channel in 7nm FinFET Technology
B. Zhang1, A. Vasani1, A. Sinha2, A. Nilchi2, H. Tong1, L. Rao1, K. Khanyan1, H. Hatamkhani1, X. Yang1, X. Meng1, A. Wong2, J. Kim2, P. Jing2, Y. Sun2, A. Nazemi1, D. Liu2, A. Brewster1, J. Cao1, A. Momtaz1
1Broadcom, Irvine, CA
2Broadcom, San Jose, CA

2:00 PM

6.2 A 4.63pJ/b 112Gb/s DSP-Based PAM-4 Transceiver for a Large-Scale Switch in 5nm FinFET
H. Park*1, M. Abdullatif*1, E. Chen1, A. Elmallah1, Q. Neha1, M. Gandara1, T.-B. Liu2, A. Khashaba1, J. Lee1, C.-Y. Kuan2, D. Ramachandran1, R.-B. Sun2, A. Atharav1, Y. Chun1, M. Zhang1, D.-F. Weng2, C.-H. Tsai2, C.-H. Chang2, C.-S. Peng2, S.-T. Hsu2, T. Ali*1
1MediaTek, Irvine, CA
2MediaTek, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

2:30 PM

6.3 A 0.43pJ/b 200Gb/s 5-Tap Delay-Line-Based Receiver FFE with Low-Frequency Equalization in 28nm CMOS
B. Ye, G. Wu, W. Gai, K. Sheng, Y. He, Peking University, Beijing, China

Break 3:00 PM

3:15 PM

6.4 A 4nm 32Gb/s 8Tb/mm Die-to-Die Chiplet Using NRZ Single-Ended Transceiver With Equalization Schemes And Training Techniques
Samsung Electronics, Hwasung, Korea

3:45 PM

6.5 A 37.8dB Channel Loss 0.6μs Lock Time CDR with Flash Frequency Acquisition in 5nm FinFET
C-K. Kao, S-C. Hung, T-H. Yeh, C-Y. Hsiao, MediaTek, Hsinchu, Taiwan

4:15 PM

6.6 A 0.83pJ/b 52Gb/s PAM-4 Baud-Rate CDR with Pattern-Based Phase Detector for Short-Reach Applications
S. Park, Y. Choi, J. Sim, J. Choi, H. Park, Y. Kwon, C. Kim, Korea University, Seoul, Korea

4:45 PM

6.7 A 128Gb/s PAM-4 Transmitter with Programmable-Width Pulse Generator and Pattern-Dependent Pre-Emphasis in 28nm CMOS
K. Sheng, W. Gai, Z. Feng, H. Niu, B. Ye, H. Zhou, Peking University, Beijing, China

5:00 PM

6.8 A 100Gb/s 1.6VpD PAM-8 Transmitter with High-Swing 3+1 Hybrid FFE Taps in 40nm FinFET
J. Yang*, E. Song*, S. Hong, D. Lee, S. Lee, H. Im, T. Shin, J. Han
Hanyang University, Seoul, Korea
*Equally Credited Authors (ECAs)

Conclusion 5:15 PM
Demonstration Session 1, Monday February 20th, 5:00-7:00 PM

This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 20th, and Tuesday February 21st, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2023, as noted by the symbol DS1.

### ISSCC 2022 Demo Award Winners Presenting at ISSCC 2023

6.1 A 1.41pJ/b 224Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation

32.1 BatDrone: A 9.83M-focal-points/s 7.76µs-Latency Ultrasound Imaging System with On-Chip Per-Voxel RX Beamfocusing for 7m-Range Drone Applications

2.1 “Zen 4”: The AMD 5nm 5.7GHz x86-64 Microprocessor Core

2.3 Amorphica: 4-Replica 512 Fully Connected Spin 336MHz Metamorphic Annealer with Programmable Optimization Strategy and Compressed-Spin-Transfer Multi-Chip Extension

2.7 MetaVRain: A 133mW Real-Time Hyper-Realistic 3D-NeRF Processor with 1D-2D Hybrid-Neural Engines for Metaverse on Mobile Devices

3.6 A 12/13.56MHz Crystal Oscillator with Binary-Search-Assisted Two-Step Injection Achieving 5.0nJ Startup Energy and 45.8µs Startup Time

3.7 A 16MHz XO with 17.5µs Startup Time Under 104ppm-ΔF Injection Using Automatic Phase-Error Correction Technique

4.1 A 16GHz, 41kHz rms Frequency Error, Background-Calibrated, Duty-Cycled FMCW Charge-Pump PLL

5.1 A 3-Wafer-Stacked Hybrid 15MPixel CIS + 1MPixel EVS with 4.6GEvent/s Readout, In-Pixel TDC and On-Chip ISP and ESP Function

5.2 A 1.22µm 35.6Mpixel RGB Hybrid Event-Based Vision Sensor with 4.88µm-Pitch Event Pixels and up to 10K Event Frame Rate by Adaptive Control on Event Sparsity

5.3 A 2.97µm-Pitch Event-Based Vision Sensor with Shared Pixel Front-End Circuitry and Low-Noise Intensity Readout Mode

5.6 A 400×200 600fps 117.7dB-DR SPAD X-Ray Detector with Seamless Global Shutter and Time-Encoded Extrapolation Counter

5.8 Dual-Port CMOS Image Sensor with Regression-Based HDR Flux-to-Digital Conversion and 80ns Rapid-Update Pixel-Wise Exposure Coding

11.1 A Scalable Heterogeneous Integrated Two-Stage Vertical Power Delivery Architecture for High Performance Computing

11.5 A 21W 94.8%-Efficient Reconfigurable Single Inductor Multi-Stage Hybrid DC-DC Converter

11.6 A 42W Reconfigurable Bidirectional Power Delivery Voltage-Regulating Cable

16.2 A 28nm 53.8TOPS/W 8b Sparse Transformer Accelerator with In-Memory Butterfly Zero Skipper for Unstructured-Pruned NN and CIM-Based Local-Attention-Reusable Engine

18.1 A W-Band Transceiver Array with 2.4GHz LO Synchronization Enabling Full Scalability for FMCW Radar

21.3 A CMOS Multi-Functional Biosensor Array for Rapid Low-Concentration Analyte Detection with On-Chip DEP-Assisted Active Enrichment and Manipulation with No External Electrodes

21.4 A 263 GHz 32-channel EPR-on-a-chip injection-locked VCO-array

21.5 An LTE-Harvesting BLE-to-WiFi Backscattering Chip for Single-Device RFID-Like Interrogation

22.2 A 28nm 2D/3D Unified Sparse Convolution Accelerator with Block-Wise Neighbor Searcher for Large-Scaled Voxel-Based Point Cloud Network

22.5 C-DNN: A 24.5-85.8TOPS/W Complementary-Deep-Neural-Network Processor with Heterogeneous CNN/SNN Core Architecture and Forward-Gradient-Based Sparsity Generation

---

22
Data-centric applications such as automotive, IoT, and machine learning primarily depend on IC connectivity to meet the demands of high-bandwidth and energy-efficient communication. Product requirement diversity continues to grow, and IC components now face a bottleneck in system performance and power, particularly due to their interconnects. To ensure communication capabilities that meet the demands of emerging applications with ever-increasing features, additional research and focus is needed. This panel focuses on connectivity for the next generation of communication systems and brings together expert panelists to share their perspectives on topics in IC connectivity across wireless, wireline, chip-to-chip, and optical link communications.

Panelists:  
Kyeongha Kwon, KAIST, Daejeon, South Korea  
Angad Rekhi, NVIDIA, Santa Clara, CA  
Asako Toda, Intel, San Jose, CA  
Hua Wang, ETH Zürich, Zürich, Switzerland
Sustainability has become a major concern in our lives in general, and all the way to IC design. It widened from energy management to include greenhouse gas emissions and pressure on natural resources all along the product lifecycle. These challenges must be taken into account early in product design phases, to rethink system architecture and circuit techniques to favor frugality and reuse and minimize the impact of manufacturing. A deep restructuration of the IC ecosystem to integrate eco-design and reuse will need to arise, either from top-down political intervention or company-driven initiatives. How do we facilitate an economically viable path to sustainable IC ecosystem? Will this come from market incentives or are government regulations required? With a growing awareness of this challenge, several initiatives have already emerged for sustainable electronics, coming from research labs, companies, citizens, or governments. This panel confronts these approaches and explores their potential to create this economy viable path via market incentive or government regulation, for a sustainable value chain all over the product lifecycle.

**Panelists:**
- Carole-Jean Wu, *Meta, Cambridge, MA*
- Yogesh Ramadass, *Texas Instruments, Santa Clara, CA*
- Marcus Pan, *SRC, Durham, NC*
- Todd Brady, *Intel, Chandler, AZ*
- Jo De Boeck, *imec, Leuven, Belgium*
- Andreia Cathelin, *STMicroelectronics, Crolles, France*
7.1 A 22nm 832kb Hybrid-Domain Floating-Point SRAM In-Memory-Compute Macro with 16.2-70.2TFLOPS/W for High-Accuracy AI-Edge Devices

P-C. Wu*1, J-W. Su*2, L-Y. Hong1, J-S. Ren1, C-H. Chien1, H-Y. Chen1, C-E. Ke1, H-M. Hsiao2, S-H. LF1, S-S. Sheu1, W-C. Lo1, S-C. Chang1, C-C. Lo1, R-S. Liu1, C-C. Hsieh1, K-T. Tang1, M-F. Chang1

1National Tsing Hua University, Hsinchu, Taiwan
2Industrial Technology Research Institute, Hsinchu, Taiwan, *Equally Credited Authors (ECAs)

7.2 A 28nm 64kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit and Double-bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs

A. Guo, X. Si, X. Chen, F. Dong, X. Pu, D. Li, Y. Zhou, L. Ren, Y. Xue, X. Dong, H. Gao, Y. Zhang, J. Zhang, Y. Kong, T. Xiong, B. Wang, H. Cai, W. Shan, J. Yang, Southeast University, Nanjing, China

7.3 A 28nm 38-to-102-TOPS/W 8b Multiply-Less Approximate Digital SRAM Compute-In-Memory Macro for Neural-Network Inference

Y. He1, H. Diao2, C. Tang1, W. Jia1, X. Tang2, Y. Wang2, J. Yue1, X. Li1, H. Yang1, H. Jia1, Y. Liu1
1Tsinghua University, Beijing, China; 2Peking University, Beijing, China
3Chinese Academy of Sciences, Beijing, China

7.4 A 4nm 6163-TOPS/W/b 4790-TOPS/mm2/b SRAM Based Digital-Computing-in-Memory Macro Supporting Bit-Width Flexibility and Simultaneous MAC and Weight Update

H. Mori1, W-C. Zhao1, C-E. Lee1, C-F. Lee1, Y-H. Hsu1, C-K. Chuang1, T. Hashizume2, H-C. Tung1, Y-Y. Liu1, S-R. Wu1, K. Akarvardari1, T-L. Chou1, H. Fujiwara1, Y. Wang1, Y-D. Chih1, Y-H. Chen1, H-J. Liao1, Y-Y. Chang1, TSMC, Hsinchu, Taiwan; 2TSMC, Yokohama, Japan
3TSMC, San Jose, CA

7.5 A 28nm Horizontal-Weight-Shift and Vertical-Feature-Shift-Based Separate-Wordline 6T-SRAM Computation-in-Memory Unit-Macro for Edge Depthwise Neural-Networks

B. Wang, C. Xue, Z. Feng, Z. Zhang, H. Liu, L. Ren, X. Li, A. Yin, T. Xiong, Y. Xue, S. He, Y. Kong, Y. Zhou, A. Guo, X. Si, J. Yang, Southeast University, Nanjing, China

7.6 A 70.85-86.27-TOPS/W PVT-Insensitive 8b Word-Wise ACIM with Post Processing Relaxation

S-E. Hsieh1, C-H. Wei1, C-X. Xue1, H-W. Lin1, W-H. Tu1, E-J. Chang1, K-T. Yang1, P-H. Chen1, W-N. Liao1, L. L. Low2, C-D. Lee1, A-C. Lu1, J. Liang1, C-C. Cheng1, T-H. Kang1
1MediaTek, Hsinchu, Taiwan; 2MediaTek, Singapore, Singapore

7.7 CV-CIM: A 28nm XOR-derived Similarity-aware Computation-In-Memory For Cost Volume Construction

Z. Yue, Y. Wang, H. Wang, Y. Wang, R. Guo, L. Tang, L. Liu, S. Wei, Y. Hu, S. Yin
Tsinghua University, Beijing, China

7.8 A 22nm Delta-Sigma Computing-In-Memory (ΔΣCIM) SRAM Macro with Near-Zero-Mean Outputs and LSB-First ADCs Achieving 21.38TOPS/W for 8b-MAC Edge AI Processing

P. Chen*, M. Wu*, W. Zhao1, J. Cui1, Z. Wang12, Y. Zhang1, Q. Wang1, J. Ru1, L. Shen1, T. Jia1, Y. Ma1, L. Ye12, R. Huang1
1Advanced Institute of Information Technology of Peking University, Hangzhou, China
2Nano Core Chip Electronic Technology, Hangzhou, China, *Equally Credited Authors (ECAs)

7.9 CTLE-Ising: A 1440-Spin Continuous-Time Latch-Based Ising Machine with One-Shot Fully-Parallel Spin Updates Featuring Equalization of Spin States

J. Bae*, W. Oh*, J. Koo, B. Kim
University of California, Santa Barbara, CA, *Equally Credited Authors (ECAs)

Conclusion 12:15 PM
GHz-to-millimeter Wave Frequency Generation
Session Chair: Swaminathan Sankaran, Texas Instruments, Dallas, TX
Session Co-Chair: Mona Hella, Rensselaer Polytechnic Institute, Troy, NY

8:30 AM
8.1 A 11.5-to-14.3GHz 192.8dBc/Hz FoM at 1MHz Offset Dual-Core Enhanced Class-F VCO with Common-Mode-Noise Self-Cancellation and Isolation Technique
Tsinghua University, Beijing, China

8:45 AM
8.2 A 22.4-to-26.8GHz Dual-Path-Synchronized Quad-Core Oscillator Achieving −138dBc/Hz PN and 193.3dBc/Hz FoM at 10MHz Offset from 25.8GHz
X. Zhan1, J. Yin1, P-I. Mak1, R. P. Martins1,2
1University of Macau, Macau, China
2Instituto Superior Tecnico/University of Lisboa, Lisboa, Portugal

9:00 AM
8.3 A 28GHz Scalable Inter-Core-Shaping Multi-Core Oscillator with DM/CM-Configured Coupling Achieving 193.3dBc/Hz FoM and 205.5dBc/Hz FoM, at 1MHz Offset
Y. Shu, Z. Deng, X. Luo
University of Electronic Science and Technology of China, Chengdu, China

9:30 AM
8.4 An 83.3-to-104.7GHz Harmonic-Extraction VCO Incorporating Multi-Resonance, Multi-Core, and Multi-Mode (3M) Techniques Achieving -124dBc/Hz Absolute PN and 190.7dBc/Hz FoM
H. Guo1, Y. Chen1, Y. Huang1, P-I. Mak1, R. P. Martins1,2
1University of Macau, Macau, China
2Instituto Superior Tecnico/University of Lisboa, Lisboa, Portugal

Break 10:00 AM

Highlighted Chip Releases: Digital and Machine Learning Processors
Session Chair: Alicia Klinefelter, NVIDIA, Durham, NC
Session Co-Chair: Vivek De, Intel, Beaverton, OR

10:15 AM
9.1 A 7nm ML Training Processor with Wave Clock Distribution
T. C. Fischer1, A. K. Nivarti1, R. Ramachandran1, R. Bharti2, D. Carson2, A. Lawrendra2, V. Mudgal1, V. Santhosh1, S. Shukla2, T-C. Tsai2
1Tesla, Palo Alto, CA
2Tesla, Austin, TX

10:45 AM
9.2 A 1mW Always-on Computer Vision Deep Learning Neural Decision Processor
Syntiant, Irving, CA

11:15 AM
9.3 NVLink-C2C: A Coherent Off Package Chip-to-Chip Interconnect with 40Gbps/pin Single-ended Signaling
Y. Wei1, Y. C. Huang1, H. Tang1, N. Sankaran1, I. Chadha1, D. Dai1, O. Oluwole1, V. Balan1, E. Lee1
1Nvidia, Santa Clara, CA
2Nvidia, Hsinchu, Taiwan

11:45 AM
9.4 An In-Depth Look at the Intel IPU E2000
B. Burres*1, N. Sundar*2, Y. Li*3
*Equally Credited Authors (ECAs)

Conclusion 12:15 PM
Pipelined and Noise-Shaping ADCs

Session Chair: Nima Maghari, University of Florida, Gainesville, FL
Session Co-Chair: Ping Gui, Southern Methodist University, Dallas, TX

8:30 AM

10.1 A 1.8GHz 12b Pre-Sampling Pipelined ADC with Reference Buffer and OP Power Relaxations
S-E. Hsieh, T-C. Wu, C-C. Hou
MediaTek, Hsinchu, Taiwan

9:00 AM

10.2 A Single-Channel 2.6GS/s 10b Dynamic Pipelined ADC with Time-Assisted Residue Generation Scheme Achieving Intrinsic PVT Robustness
J. Hao\textsuperscript{1,2}, M. Zhang\textsuperscript{1}, Y. Zhang\textsuperscript{1,2}, S. Liu\textsuperscript{2}, Z. Zhu\textsuperscript{2}, Y. Zhu\textsuperscript{1}, C-H. Chan\textsuperscript{1}, R. P. Martins\textsuperscript{1,3}
\textsuperscript{1}University of Macau, Macau, China
\textsuperscript{2}Xidian University, Xi’an, China
\textsuperscript{3}Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

10.3 A Single-Channel 12b 2GS/s PVT-Robust Pipelined ADC with Critically Damped Ring Amplifier and Time-Domain Quantizer
Y. Cao\textsuperscript{1}, M. Zhang\textsuperscript{1}, Y. Zhu\textsuperscript{1}, C-H. Chan\textsuperscript{1}, R. P. Martins\textsuperscript{1,2}
\textsuperscript{1}University of Macau, Macau, China
\textsuperscript{2}Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

Break 10:00 AM

10.4 A Rail-to-Rail 12MS/s 91.3dB SNDR 94.1dB DR Two-Step SAR ADC with Integrated Input Buffer Using Predictive Level-Shifting
M. Li\textsuperscript{1}, C. Y. Lee\textsuperscript{1}, A. ElShater\textsuperscript{1}, Y. Miyahara\textsuperscript{2}, K. Sobue\textsuperscript{2}, K. Tomioka\textsuperscript{2}, U-K. Moon\textsuperscript{1}
\textsuperscript{1}Oregon State University, Corvallis, OR
\textsuperscript{2}Asahi Kasei Microdevices, Atsugi, Japan

10:45 AM

10.5 A 25MHz-BW 77.2dB-SNDR 2\textsuperscript{nd}-Order Gain-Error-Shaping and NS Pipelined SAR ADC Based on a Quantization-Prediction-Unrolled Scheme
H. Zhang\textsuperscript{1}, Y. Zhu\textsuperscript{1}, C-H. Chan\textsuperscript{1}, R. P. Martins\textsuperscript{1,2}
\textsuperscript{1}University of Macau, Macau, China
\textsuperscript{2}Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

11:15 AM

10.6 A 150kHz-BW 15-ENOB Incremental Zoom ADC with Skipped Sampling and Single Buffer Embedded Noise-Shaping SAR Quantizer
Z. Wang\textsuperscript{1}, L. Jie\textsuperscript{2}, Z. Kong\textsuperscript{1}, M. Zhan\textsuperscript{2}, Y. Zhong\textsuperscript{2}, Y. Wang\textsuperscript{1}, X. Tang\textsuperscript{1}
\textsuperscript{1}Peking University, Beijing, China
\textsuperscript{2}Tsinghua University, Beijing, China

11:45 AM

10.7 A Single-Channel 70dB-SNDR 100MHz-BW 4\textsuperscript{th}-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping
Y. Zhang\textsuperscript{1,2}, J. Hao\textsuperscript{1,2}, S. Liu\textsuperscript{2}, Z. Zhu\textsuperscript{2}, Y. Zhu\textsuperscript{1}, C-H. Chan\textsuperscript{1,2}, R. P. Martins\textsuperscript{1,3}
\textsuperscript{1}University of Macau, Macau, China
\textsuperscript{2}Xidian University, Xi’an, China
\textsuperscript{3}Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal
*Equally Credited Authors (ECAs)

Conclusion 12:15 PM
SESSION 11  Tuesday February 21st, 8:30 AM

USB and Compute Power Delivery
Session Chair: Harish Krishnamurthy, Intel, Hillsboro, OR
Session Co-Chair: Chan-Hong Chern, TSMC, Hsinchu, Taiwan

8:30 AM

11.1 A Scalable Heterogeneous Integrated Two-Stage Vertical Power Delivery Architecture for High Performance Computing
C. Hardy¹, H. Pham¹, M. M. Jatlaoui², F. Voiron², T. Xie³, P-H. Chen¹, S. Jha¹, P. Mercier¹, H-P. Le¹
¹University of California, San Diego, CA; ²Murata, Caen, France

9:00 AM

11.2 A 12-1 Quad-Output Switched-Capacitor Buck Converter with Shared DC Capacitors Achieving 90.4% Peak Efficiency and 48mA/mm² Power Density at 85% Efficiency
T. Hu¹, M. Huang¹, Y. Lu¹, R. P. Martins¹,²
¹University of Macau, Macau, China; ²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

9:30 AM

11.3 A 1.8W High-Frequency SIMO Converter Featuring Digital Sensor-Less Computational Zero-Current Operation and Non-Linear Duty-Boost
S. Kim¹, H. K. Krishnamurthy¹, S. Sofer³, S. Weng¹, S. Wolf¹, A. Ravi¹, K. Ravichandran¹, O. Degani², J. W. Tschanz¹, V. De³, ¹Intel, Hillsboro, OR; ²Intel, Haifa, Israel

9:45 AM

11.4 A Double Step-down Dual-output Converter with Cross Regulation of 0.025mV/mA and Improved Current Balance
W-C. Hung¹, C-W. Chen¹, Y-W. Huang¹, A. Chen¹, Z-Y. Yang¹, K-H. Chen¹, K-L. Zheng¹,², Y-H. Lin³, S-R. Lin³, T-Y. Tsai³, W-C. Huang³
¹National Yang Ming Chiao Tung University, Hsinchu, Taiwan; ²Chip-GaN Power Semiconductor, Hsinchu, Taiwan; ³Realtek Semiconductor, Hsinchu, Taiwan

10:00 AM Break

10:15 AM

11.5 A 21W 94.8%-Efficient Reconfigurable Single Inductor Multi-Stage Hybrid DC-DC Converter
C. Hardy, H-P. Le, University of California, San Diego, CA

10:45 AM

11.6 A 42W Reconfigurable Bidirectional Power Delivery Voltage-Regulating Cable
Z. Tong¹, J. Huang¹, Y. Lu¹, R. P. Martins¹,²
¹University of Macau, Macau, China; ²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

11:15 AM

11.7 A Wide 0.1-10 Conversion-Ratio Symmetric Hybrid Buck-Boost Converter for USB PD Bidirectional Conversion
C. Lin¹, C-S. Hung¹, S-Y. Li¹, Y-T. Hsu¹, K-H. Chen¹, K-L. Zheng¹,², Y-H. Lin³, S-R. Lin³, T-Y. Tsai³
¹National Yang Ming Chiao Tung University, Hsinchu, Taiwan; ²Chip-GaN Power Semiconductor, Hsinchu, Taiwan; ³Realtek Semiconductor, Hsinchu, Taiwan

11:30 AM

11.8 A 5A 94.5% Peak Efficiency 9-16V-to-1V Dual-Path Series-Capacitor Converter with Full Duty Range and Low V·A Metric
X. Yang, L. Zhao, M. Zhao, Z. Tan, Y. Ding, W. Li, W. Qu, Zhejiang University, Hangzhou, China

11:45 AM

11.9 A Compact 12V-to-1V 91.8% Peak Efficiency Hybrid Resonant Switched-Capacitor Parallel Inductor (ReSC-PL) Buck Converter
G. Caì¹, Y. Lu¹, R. P. Martins¹,²
¹University of Macau, Macau, China; ²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

12:00 PM

11.10 A 12V-Input 1V-1.8V-Output 93.7% Peak Efficiency Dual-Inductor Quad-Path Hybrid DC-DC Converter
W-L. Zeng¹,², G. Caì¹, C-F. Lee¹, C-S. Lam¹, Y. Lu¹, S-W. Sin¹, R. P. Martins¹,³
¹University of Macau, Macau, China; ²Zhuai UM Science & Technology Research Institute, Zhejiang University, Zhuhai, China; ³Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

12:15 PM Conclusion
High Performance Optical Receivers

Session Chair: Byungsub Kim, POSTECH, Pohang, Korea
Session Co-Chair: Thomas Toifl, Cisco Systems, Gattikon, Switzerland

8:30 AM

12.1 A 0.96pJ/b 7×50Gb/s-per-Fiber WDM Receiver with Stacked 7nm CMOS and 45nm Silicon Photonic Dies
M. Raj¹, C. Xie¹, A. Bekale¹, A. Chou¹, W. Zhang¹, Y. Cao¹, J. W. Kim², N. Narang², H. Zhao², Y. Wang², K. H. Tan², W. Lin¹, J. Im¹, D. Mahashîn¹, S. Asuncion¹, P. Upadhyaya¹, Y. Frans¹
¹AMD, San Jose, CA; ²AMD, Singapore, Singapore

9:00 AM

12.2 A 7 pA/√Hz Asymmetric Differential TIA for 100Gb/s PAM-4 Links with -14dBm Optical Sensitivity in 16nm CMOS
K. Lakshmikumar*¹, A. Kurylak*¹, R. K. Nandwana*¹, B. Das¹, J. Pampanin¹, M. Brubaker¹, P. K. Hanumolu², ¹CISCO Systems, Allentown, PA; ²University of Illinois, Urbana, IL
*Equally Credited Authors (ECAs)

9:30 AM

12.3 A Carrier Phase Recovery Loop for a 3.2pJ/bit 24Gb/s QPSK Coherent Optical Receiver
A. Abdelrahman¹, M. G. Ahmed¹,², M. A. Khalil¹, M. B. Younis¹, K-S. Park¹, P. K. Hanumolu¹
¹University of Illinois, Urbana, IL; ²now at Ain Shams University, Cairo, Egypt

Break 10:00 AM

10:15 AM

13.1 Crystalline Oxide Semiconductor-Based 3D Bank Memory System for Endpoint Artificial Intelligence with Multiple Neural Networks Facilitating Context Switching and Power Gating
Y. Yakubo¹, K. Furutani¹, K. Toyotaka¹, H. Katagiri¹, M. Fujita¹, M. Kozuma¹, Y. Ando¹, Y. Kurokawa¹, T. Nakura¹, S. Yamazaki¹
¹Semiconductor Energy Laboratory, Atsugi, Japan; ²Fukuoka University, Fukuoka, Japan

10:45 AM

13.2 A 47nW Mixed-Signal Voice Activity Detector (VAD) Featuring a Non-Volatile Capacitor-ROM, a Short-Time CNN Feature Extractor and an RNN Classifier
J. Lin¹, K-F. Un¹, W-H. Yu¹, P-I. Mak¹, R. P. Martins¹,²
¹University of Macau, Macau, China; ²Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

11:15 AM

13.3 A Triturated Sensing System
N. Miura¹, K. Naruse¹, J. Shiomi¹, Y. Midoh¹, T. Hirose¹, T. Okidono², T. Miki², M. Nagata²
¹Osaka University, Suita, Japan; ²Kobe University, Kobe, Japan

11:30 AM

13.4 A Self-Programming PUF Harvesting the High-Energy Plasma During Fabrication
K. Naruse, T. Ueda, J. Shiomi, Y. Midoh, N. Miura
Osaka University, Suita, Japan

11:45 AM

13.5 Subtractive Photonic Waveguide-Coupled Photodetectors in 180nm Bulk CMOS
C. Ives, A. Hajimiri
California Institute of Technology, Pasadena, CA

12:00 PM

13.6 A Silicon Photonic Reconfigurable Optical Analog Processor (SiROAP) with a 4×4 Optical Mesh
M. J. Shawon, V. Saxena
University of Delaware, Newark, DE

Conclusion 12:15 PM
Digital Techniques for Clocking and Power Management

Session Chair: Arijit Raychowdhury, Georgia Institute of Technology, Atlanta, GA
Session Co-Chair: Eric Fang, MediaTek, Hsinchu City, Taiwan

1:30 PM

14.1 A Fractional-N Digital MDLL with Injection Error Scrambling and Background Third-Order DTC Delay Equalizer Achieving –67dBc Fractional Spur
Q. Zhang1, H-C. Cheng1, S. Su1,2, M. S-W. Chen2
1University of Southern California, Los Angeles, CA; 2University of Waterloo, Waterloo, Canada

2:00 PM

14.2 A 10-to-300MHz Fractional Output Divider with -80dBc Worst-Case Fractional Spurs Using Auxiliary-PLL-Based Background 0th/1st/2nd-Order DTC INL Calibration
Y. Yang, W. Deng, A. Yan, H. Jia, J. Gong, Z. Wang, B. Chi, Tsinghua University, Beijing, China

2:15 PM

14.3 A Digital Low-Dropout (LDO) Linear Regulator with Adaptive Transfer Function Featuring 125A/mm² Power Density and Autonomous Bypass Mode
M. Zelikson, K. Luria, L. Gil, Y. Brown, V. Goldenberg, D. Kasif, E. Hlees, A. Vinichuk
Intel, Haifa, Israel

2:45 PM

14.4 A Monolithic 26A/mm² I_max, 88.5% Peak-Efficiency Continuously Scalable Conversion-Ratio Switched-Capacitor DC-DC Converter
N. Butzen1, H. Krishnamurthy1, Z. Ahmed1, S. Weng1, K. Ravichandran1, M. Zelikson1, J. Tschanz1, J. Douglas1, 1Intel, Hillsboro, OR; 2Intel, Haifa, Israel; 3Intel, Chandler, AZ

Break 3:00 PM

IOT & Security

Session Chair: Chiraag Juvekar, Apple, Mountain View, CA
Session Co-Chair: Ingrid Verbauwhede, KU Leuven, Leuven, Belgium

3:15 PM

15.1 A Self-Powered SoC with Distributed Cooperative Energy Harvesting and Multi-Chip Power Management for System-in-Fiber
X. Liu1, D. S. Truesdell1, O. Faruque1, L. Parameswaran2, M. Rickley2, A. Kopanski2, L. Cantley2, A. Coon2, M. Bernasconi2, T. Wang2, B. H. Calhoun2
1University of Virginia, Charlottesville, VA; 2MIT Lincoln Laboratory, Lexington, MA

3:45 PM

15.2 A 2.19μW Self-Powered SoC with Integrated Multimodal Energy Harvesting, Dual-Channel up to -92dBm WRX and Energy-Aware Subsystem
C. J. Lukas1, F. B. Yahya1, K-K. Huang2, J. Boley2, D. S. Truesdell2, J. Breiholz2, A. Woklu2, K. Craig1, J. K. Brown2, A. Fitting2, W. Moore2, A. Shih1, A. Wang3, A. Gravef, D. D. Wentzloff3, B. H. Calhoun3
1Everactive, Charlottesville, VA; 2Everactive, Santa Clara, CA; 3Everactive, Ann Arbor, MI

4:15 PM

15.3 A 33kDMIPS 6.4W Vehicle Communication Gateway Processor achieving 10Gbps/W Network Routing, 40ms CAN Bus Start-Up and 1.4mW Standby Power
Renesas Electronics, Tokyo, Japan

4:45 PM

15.4 A 28nm 68MOPS 0.18μJ/Op Paillier Homomorphic Encryption Processor with Bit-Serial Sparse Ciphertext Computing
G. Shi1, Z. Tan2, D. Cao2, J. Cai1, W. Zhang2, Y. Wu3, K. Ma1
1Tsinghua University, Beijing, China; 2Xi’an Jiaotong University, Xi’an, China
3Polar Bear Tech, Xi’an, China

5:15 PM

15.5 A 100Gbps Fault-Injection Attack Resistant AES-256 Engine with 99.1-to-99.99% Error Coverage in Intel 4 CMOS
R. Kumar1, A. Varna1, C. Tokunaga1, S. Taneja1, V. De1, S. Mathew1
1Intel, Hillsboro, OR; 2Intel, Chandler, AZ

Conclusion 5:30 PM
Efficient Compute-In-Memory-Based Processors for ML

Session Chair: Jae-sun Seo, Arizona State University, Tempe, AZ
Session Co-Chair: Yongpan Liu, Tsinghua University, Beijing, China

1:30 PM

16.1 MulTCIM: A 28nm 2.24μJ/Token Attention-Token-Bit Hybrid Sparse Digital CIM-Based Accelerator for Multimodal Transformers
F. Tu, Z. Wu, Y. Wang, W. Wu, L. Liu, Y. Hu, S. Wei, S. Yin
Tsinghua University, Beijing, China

2:00 PM

16.2 A 28nm 53.8TOPS/W 8b Sparse Transformer Accelerator with In-Memory Butterfly Zero Skipper for Unstructured-Pruned NN and CIM-Based Local-Attention-Reusable Engine
S. Liu¹, P. Li¹, J. Zhang¹, Y. Wang¹, H. Zhu¹, W. Jiang¹, S. Tang², C. Chen¹, Q. Liu¹, M. Liu¹
¹Fudan University, Shanghai, China
²BIRENTECH, Shanghai, China

2:30 PM

J. Yue¹, C. He¹, Z. Wang¹, Z. Cong¹, Y. He², M. Zhou³, W. Sun³, X. LF³, C. Dou³, F. Zhang³, H. Yang³, Y. Liu³, M. Liu¹
¹Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China
²Tsinghua University, Beijing, China

Break 3:00 PM

3:15 PM

16.4 TensorCIM: A 28nm 3.7nJ/Gather and 8.3TFLOPS/W FP32 Digital-CIM Tensor Processor for MCM-CIM-Based Beyond-NN Acceleration
F. Tu, Y. Wang, Z. Wu, W. Wu, L. Liu, Y. Hu, S. Wei, S. Yin
Tsinghua University, Beijing, China

3:45 PM

16.5 DynaPlasia: An eDRAM In-Memory-Computing-Based Reconfigurable Spatial Accelerator with Triple-Mode Cell for Dynamic Resource Switching
S. Kim, Z. Li, S. Um, W. Jo, S. Ha, J. Lee, S. Kim, D. Han, H-J. Yoo
Korea Advanced Institute of Science and Technology, Daejeon, Korea

4:15 PM

16.6 A Nonvolatile AI-Edge Processor with 4MB SLC-MLC Hybrid-Mode ReRAM Compute-in-Memory Macro and 51.4-251TOPS/W
W-H. Huang¹, T-H. Wen¹,², J-M. Hung¹,², W-S. Khwa¹,², Y-C. Lo¹,², C-J. Jhang³, H-H. Hsu¹,², H-S. Chin¹,², Y-C. Chen¹,², C-C. Lo¹,², R-S. Liu¹,², K-T. Tang¹,², C-C. Hsieh¹, Y-D. Chih¹,², T-Y. Chang³, M-F. Chang¹,²
¹National Tsing Hua University, Hsinchu, Taiwan; ²TSMC Corporate Research, Hsinchu, Taiwan
³TSMC, Hsinchu, Taiwan; *Equally Credited Authors (ECAs)

4:45 PM

16.7 A 40-310TOPS/W SRAM-Based All-Digital Up to 4b In-Memory Computing Multi-Tiled NN Accelerator in FD-SOI 18nm for Deep-Learning Edge Applications
G. Desoli¹, N. Chawla², T. Boesch³, M. Ayodhyawasi³, M. H. Rawat³, H. Chawla³, A. VS³, P. Zambotti³, A. Sharma³, C. Cappetta³, M. Rossi³, A. De Vita³, F. Girardi³
¹STMicroelectronics, Cornaredo, Italy; ²STMicroelectronics, Noida, India
³STMicroelectronics, Geneva, Switzerland; *STMicroelectronics, Agrate, Italy
*Equally Credited Authors (ECAs)

Conclusion 5:15 PM
High-Speed Data Converters

Session Chair: John Keane, Keysight Technologies, Santa Clara, CA
Session Co-Chair: Ying-Zu Lin, Mediatek, HsinChu, Taiwan

1:30 PM

17.1 A 2x-Interleaved 9b 2.8GS/s 5b/cycle SAR ADC with Linearized Configurable V2T Buffer

Achieving >50dB SNDR at 3GHz Input

H. Zhao\(^1\), M. Zhang\(^1\), Y. Zhu\(^1\), C-H. Chan\(^1\), R. P. Martins\(^2\)

\(^1\)University of Macau, Macao, China
\(^2\)Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

2:00 PM

17.2 An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with 2x Interpolating Sense-Amplifier-Latches

A. S. Yonar\(^1,2\), P. A. Francesc\(^1\), M. Brändli\(^1\), M. Kossel\(^1\), M. Prathapan\(^1\), T. Mor\(^1\), A. Ruffino\(^1\), T. Jang\(^2\)

\(^1\)IBM Zurich Research Laboratory, Zurich, Switzerland
\(^2\)ETH Zürich, Zurich, Switzerland

2:30 PM

17.3 A 14b 16GS/s Time-Interleaving Direct-RF Synthesis DAC with T-DEM Achieving -70dBc IM3 up to 7.8GHz in 7nm

W-H. Tseng\(^*\), W. Lin\(^*\), C-W. Hsu\(^1\), C-Y. Huang\(^1\), Y-S. Lin\(^1\), H-Y. Huang\(^1\), H. Chen\(^1\), S-H. Liao\(^1\), K-D. Chen\(^1\), J. Strange\(^2\), G. Manganaro\(^2\)

\(^1\)MediaTek, HsinChu, Taiwan; \(^2\)MediaTek, Kent, United Kingdom; \(^3\)MediaTek, Woburn, MA

*Equally Credited Authors (ECAs)

Break 3:00 PM

3:15 PM

17.4 A 750mW 24GS/s 12b Time-Interleaved ADC for Direct RF Sampling in Modern Wireless Systems

S. Santhosh Kumar\(^1\), M. Kudo\(^1\), V. Cretu\(^1\), A. Morineau\(^1\), A. Matsuda\(^2\), M. Yoshida\(^2\), M. Marutan\(^2\), A. H. Maniyar\(^1\), J. Kumar\(^1\)

\(^1\)Socionext Europe, Maidenhead, United Kingdom
\(^2\)Socionext, Yokohama, Japan

3:45 PM

17.5 A 10mW 10-ENOB 1GS/s Ring-Amp-Based Pipelined TI-SAR ADC with Split MDAC and Switched Reference Decoupling Capacitor

M. Zhan, L. Jie, N. Sun

Tsinghua University, Beijing, China

4:15 PM

17.6 A 7b 4.5GS/s 4x Interleaved SAR ADC with Fully On-Chip Background Timing Skew Calibration

Y-H. Wang, S-J. Chang

National Cheng Kung University, Tainan, Taiwan

4:45 PM

17.7 A 3mW 2.7GS/s 8b Subranging ADC with Multiple-Reference-Embedded Comparators

J-C. Wang, T-H. Kuo

National Cheng Kung University, Tainan, Taiwan

5:00 PM

17.8 A Single-Channel 10GS/s 8b >36.4dB SNDR Time-Domain ADC Featuring Loop-Unrolled Asynchronous Successive Approximation in 28nm CMOS

Q. Chen\(^1\), Y. Liang\(^*\), C. C. Boon\(^1\), Q. Liu\(^2\)

\(^1\)Nanyang Technological University, Singapore, Singapore
\(^2\)Kun Gao Xinxin Technologies, Singapore, Singapore

*Equally Credited Authors (ECAs)

Conclusion 5:15 PM
mm-Wave & sub-THz for Wireless and Sensing
Session Chair: Jane Gu, University of California, Davis, Davis, CA
Session Co-Chair: Giuseppe Gramegna, imec, Leuven, Belgium

1:30 PM

18.1 A W-Band Transceiver Array with 2.4GHz LO Synchronization Enabling Full Scalability for FMCW Radar
J. Zhang, A. Singhvi, S. S. Ahmed, A. Arbabian, Stanford University, Stanford, CA

2:00 PM

18.2 A 128Gb/s 1.95pJ/b D-Band Receiver with Integrated PLL and ADC in 22nm FinFET
A. Agrawal, A. Whitcombe, W. Shin, R. Bhat, S. Kundu, P. Sagazio, H. Chandramukham, T. Brown, B. Carlton, C. Hull, S. Callender, S. Pellerano
1Intel, Hillsboro, OR; 2Intel, Santa Clara, CA; 3now with Apple, Sunnyvale, CA; 4now with Amazon, Redmond, WA

2:30 PM

18.3 71-to-89GHz 12Gb/s Double-Edge-Triggered Quadrature RFDAC with LO Leakage Suppression Achieving 20.5dBm Peak Output Power and 20.4% System Efficiency
B. Yang, Z. Deng, H. J. Qian, X. Luo
University of Electronic Science and Technology of China, Chengdu, China

2:45 PM

18.4 A 4×4 607GHz Harmonic Injection-Locked Receiver Array Achieving 4.4pW/√Hz NEP in 28nm CMOS
A. De Vroede, P. Reynaert, KU Leuven ESAT-MICAS, Heverlee, Belgium

Break 3:00 PM

5G and Satcom: Receivers and Transmitters
Session Chair: Venumadhav Bhagavatula, Samsung Semiconductor, San Jose, CA
Session Co-Chair: Alireza Zolfaghari, Broadcom, Irvine, CA

3:15 PM

19.1 A 300MHz-BW, 27-to-38dBm In-Band OIP3 sub-7GHz Receiver for 5G Local Area Base Station Applications
M. A. Montazerolghaem, L. C. N. de Vreede, M. Babaie
Delft University of Technology, Delft, The Netherlands

3:45 PM

19.2 An Interferer-Tolerant Harmonic-Resilient Receiver with >+10dBm 3rd-Harmonic Blocker P1dB for 5G NR Applications
S. Araei, S. Mohin, N. Reiskarimian, Massachusetts Institute of Technology, Cambridge, MA

4:15 PM

19.3 A 2.95mW/element Ka-band CMOS Phased-Array Receiver Utilizing On-Chip Distributed Radiation Sensors in Low-Earth-Orbit Small Satellite Constellation
1Tokyo Institute of Technology, Tokyo, Japan; 2Axelspace, Tokyo, Japan

4:45 PM

19.4 A Small-Satellite-Mounted 256-Element Ka-Band CMOS Phased-Array Transmitter Achieving 63.8dBm EIRP Under 26.6W Power Consumption Using Single/Dual Circular Polarization Active Coupler
1Tokyo Institute of Technology, Tokyo, Japan; 2Axelspace, Tokyo, Japan

Conclusion 5:15 PM
GaN Power Conversion

Session Chair: Patrik Arno, ST Microelectronics, Grenoble, France
Session Co-Chair: Saurav Bandyopadhyay, Texas Instruments, Dallas, TX

1:30 PM

20.1 A High Common-Mode Transient Immunity GaN-on-SOI Gate Driver for High dV/dt SiC Power Switch
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan
3Realtek Semiconductor, Hsinchu, Taiwan

2:00 PM

20.2 A Condition-Adaptive $\Delta f^3$-EMI Control GaN Switching Regulator With Modulation Frequency Envelope Tracking For Full-Spectrum Automotive CISPR 25 Compliance
L. Du, D. Yan, D. B. Ma
1University of Texas at Dallas, Richardson, TX
2Texas Instruments, Dallas, TX

2:30 PM

20.3 A GaN Gate Driver with On-Chip Adaptive On-time Controller and Negative Current Slope Detector
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan
3Realtek Semiconductor, Hsinchu, Taiwan

2:45 PM

20.4 Multiple-Phase Accelerated Current Control in Bidirectional Energy Transfer of Automotive High-Voltage and Low-Voltage Batteries
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan
3Realtek Semiconductor, Hsinchu, Taiwan

Break 3:00 PM
Emerging Sensing Systems and IOT
Session Chair: Kaushik Sengupta, Princeton University, Princeton, NJ
Session Co-Chair: Milin Zhang, Tsinghua University, Beijing, China

3:15 PM
21.1 A 65nm CMOS Living-Cell Dynamic Fluorescence Sensor with 1.05fA Sensitivity at 600/700nm Wavelengths
F. Aghlmand1, C. Hu1,2, S. Sharma1, K. K. Pochana1, R. M. Murray1, A. Emami1
1California Institute of Technology, Pasadena, CA
2Texas A&M University, College Station, TX

3:45 PM
21.2 A 22μW Peak Power Multimodal Electrochemical Sensor Interface IC for Bioreactor Monitoring
Q. Lin1, W. Sijbers1, C. Avdikou1, D. Gomez1,2, D. Biswas1, S. Sneha1, A. Malissovas1, B. Tacca1, N. V. Helleputte1
1imec, Leuven, Belgium
2Now with MPS Spain, Barcelona, Spain
3imec - Holst Centre, Eindhoven, The Netherlands

4:00 PM
21.3 A CMOS Multi-Functional Biosensor Array for Rapid Low-Concentration Analyte Detection with On-Chip DEP-Assisted Active Enrichment and Manipulation with No External Electrodes
D. Lee1, D. Jung2, F. Jiang1, G. V. Junek1, J. Park1, H. Liu1, Y. Kong1, Y. Kim1, J. Wang1, H. Wang1,3
1ETH Zürich, Zurich, Switzerland
2Qualcomm, San Jose
3Georgia Institute of Technology, Atlanta, GA
4Apple, San Diego, CA

4:15 PM
21.4 A 263GHz 32-Channel EPR-on-a-Chip Injection-Locked VCO-Array
A. Chu1,2, M. Kern1, K. Khan1, K. Lips2, J. Anders1,3
1University of Stuttgart, Stuttgart, Germany
2Helmholtz-Zentrum Berlin für Materialien und Energie, Berlin, Germany
3Institute for Microelectronics Stuttgart (IMS CHIPS), Stuttgart, Germany
*Equally Credited Authors (ECAs)

4:30 PM
21.5 An LTE-Harvesting BLE-to-WiFi Backscattering Chip for Single-Device RFID-Like Interrogation
S-K. Kuo*, M. Dunna*, H. Lu, A. Agarwal, D. Bharadia, P. P. Mercier
University of California, San Diego, CA
*Equally Credited Authors (ECAs)

5:00 PM
21.6 ASIL-D Compliant Battery Monitoring IC with High Measurement Accuracy and Robust Communication
J-K. Lee1,2, S. Woo2, W. Jeong2, K-S. Oh1, D. Kim2, Y. Ko2, J-Y. Jeon2, J. Lee2, Y-S. Son2, S-G. Lee1, K. Kwon1
1Korea Advanced Institute of Science and Technology, Daejeon, Korea
2Autosilicon, Daejeon, Korea

Conclusion 5:30 PM
## TIMETABLE OF ISSCC 2023 SESSIONS

### Forums

<table>
<thead>
<tr>
<th>Session</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>Transceivers for Exascale: Towards Tb/s/mm and Sub-pJ/bit</td>
</tr>
<tr>
<td>F2</td>
<td>The Power Behind Electrical Vehicles – Accelerating the Future of Automotive Technology</td>
</tr>
<tr>
<td>F3</td>
<td>Efficient Wireless Power Amplification and Linearization</td>
</tr>
</tbody>
</table>

### Events Below in Bold Box are Included with your Conference Registration

**Evening Events**
- **3:00 - 5:00:** Mentoring Session / Networking Bingo Event
- **8:00 PM – EE1:** Student Research Preview: Short Presentations with Poster Session

### ISSCC 2023 • MONDAY FEBRUARY 20th • PAPER SESSIONS

<table>
<thead>
<tr>
<th>Session</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session 2:</td>
<td>Digital Processors</td>
</tr>
<tr>
<td>Session 3:</td>
<td>Amplifiers and Oscillators</td>
</tr>
<tr>
<td>Session 4:</td>
<td>Frequency Synthesizers</td>
</tr>
<tr>
<td>Session 5:</td>
<td>Image Sensors</td>
</tr>
<tr>
<td>Session 6:</td>
<td>Advanced Wireline Links and Techniques</td>
</tr>
</tbody>
</table>

**Evening Events**
- **5:00 PM to 7:00 PM – Demonstration Session**
- **5:15 PM – Author Interviews**
- **Social Hour**

### ISSCC 2023 • TUESDAY FEBRUARY 21st • PAPER SESSIONS

<table>
<thead>
<tr>
<th>Session</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session 7:</td>
<td>SRAM Compute-In-Memory</td>
</tr>
<tr>
<td>Session 8:</td>
<td>GHz-to-Millimeter Wave Frequency Generation</td>
</tr>
<tr>
<td>Session 9:</td>
<td>Highlighted Chip Releases: Digital and Machine Learning Processors</td>
</tr>
<tr>
<td>Session 10:</td>
<td>Pipelined and Noise-Shaping ADCs</td>
</tr>
<tr>
<td>Session 11:</td>
<td>USB and Compute Power Delivery</td>
</tr>
<tr>
<td>Session 12:</td>
<td>High Performance Optical Receivers</td>
</tr>
<tr>
<td>Session 13:</td>
<td>Ideas for the Future</td>
</tr>
<tr>
<td>Session 14:</td>
<td>Digital Techniques for Clocking and Power Management</td>
</tr>
<tr>
<td>Session 15:</td>
<td>IOT &amp; Security</td>
</tr>
<tr>
<td>Session 16:</td>
<td>Efficient Compute-In-Memory Based Processors for ML</td>
</tr>
<tr>
<td>Session 17:</td>
<td>High-Speed Data Converters</td>
</tr>
<tr>
<td>Session 18:</td>
<td>mm-Wave &amp; sub-THz for Wireless and Sensing</td>
</tr>
<tr>
<td>Session 19:</td>
<td>5G and Satcom: Receivers and Transmitters</td>
</tr>
<tr>
<td>Session 20:</td>
<td>GaN Power Conversion</td>
</tr>
<tr>
<td>Session 21:</td>
<td>Emerging Sensing Systems and IOT</td>
</tr>
</tbody>
</table>

**Evening Events**
- **5:00 PM to 7:00 PM – Demonstration Session**
- **5:15 PM – Author Interviews**

### ISSCC 2023 • WEDNESDAY FEBRUARY 22nd • PAPER SESSIONS

<table>
<thead>
<tr>
<th>Session</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session 22:</td>
<td>Heterogenous ML Accelerators</td>
</tr>
<tr>
<td>Session 23:</td>
<td>Analog Sensor Interfaces</td>
</tr>
<tr>
<td>Session 24:</td>
<td>THz Signal Generation</td>
</tr>
<tr>
<td>Session 25:</td>
<td>RF Transceiver Building Blocks</td>
</tr>
<tr>
<td>Session 26:</td>
<td>Display and User Interaction Technologies</td>
</tr>
<tr>
<td>Session 27:</td>
<td>Innovations from Outside the (ISSCC) Box</td>
</tr>
<tr>
<td>Session 28:</td>
<td>High-Density Memories and High-Speed Interface</td>
</tr>
<tr>
<td>Session 29:</td>
<td>Digital Accelerators and Circuit Techniques</td>
</tr>
<tr>
<td>Session 30:</td>
<td>Power Management Techniques</td>
</tr>
<tr>
<td>Session 31:</td>
<td>Energy-Efficient Radios for UWB, BMI, and IoT Systems</td>
</tr>
<tr>
<td>Session 32:</td>
<td>Intelligent Biomedical Circuits and Systems</td>
</tr>
<tr>
<td>Session 33:</td>
<td>Non-Volatile Memory and Compute-In-Memory</td>
</tr>
<tr>
<td>Session 34:</td>
<td>Cryo-CMOS for Quantum Computing</td>
</tr>
</tbody>
</table>

**Evening Events**
- **5:15 PM – Author Interviews**

### ISSCC 2023 • THURSDAY FEBRUARY 23rd

<table>
<thead>
<tr>
<th>Session</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Short Course:</td>
<td>Principles of Quantum Computing and the Application of Cryoelectronics to Qubit Control and Readout</td>
</tr>
<tr>
<td>F4:</td>
<td>Advancing Technologies for Extended Reality (XR) to Make the “Metaverse” Possible</td>
</tr>
<tr>
<td>F5:</td>
<td>Extreme Data Converters and Their Peripherals</td>
</tr>
<tr>
<td>F6:</td>
<td>The Future of Heterogeneous Multi-Core Architectures for AI and Other Specialized Processing</td>
</tr>
<tr>
<td>F7:</td>
<td>Advanced Circuits and Technologies for Wearable and Implantable Devices</td>
</tr>
</tbody>
</table>

**Evening Events**
- **5:15 PM – Author Interviews**
This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 20th, and Tuesday February 21st, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2023, as noted by the symbol DS2.

6.2 A 4.63pJ/b 112Gb/s DSP-Based PAM-4 Transceiver for a Large-Scale Switch in 5nm FinFET

15.2 A 2.19μW Self-Powered SoC with Integrated Multimodal Energy Harvesting, Dual-Channel up to -92dBm WRX and Energy-Aware Subsystem

15.5 A 100Gbps Fault-Injection Attack Resistant AES-256 Engine with 99.1-to-99.99% Error Coverage in Intel 4 CMOS

17.1 A 2x-interleaved 9b 2.8Gs/s 5b/cycle SAR ADC with Linearized Configurable V2T Buffer Achieving >50dB SNDR at 3GHz Input

17.6 A 7b 4.5Gs/s 4x Interleaved SAR ADC with Fully On-Chip Background Timing Skew Calibration

19.4 A Small-Satellite-Mounted 256-Element Ka-Band CMOS Phased-Array Transmitter Achieving 63.8dBm EIRP Under 26.6W Power Consumption Using Single/Dual Circular Polarization Active Coupler

20.1 A High Common-Mode Transient Immunity GaN-on-SOI Gate Driver for High dV/dt SiC Power Switch

22.6 ANP-I: A 28nm 1.5pJ/SOP Asynchronous Spiking Neural Network Processor Enabling Sub-0.1pJ/Sample On-Chip Learning for Edge-AI Applications

22.7 DL-VOPU: An Energy-Efficient Domain-Specific Deep-Learning-Based Visual Object Processing Unit Supporting Multi-Scale Semantic Feature Extraction for Mobile Object Detection/Tracking Applications

22.8 A 0.81mm² 740μW Real-Time Speech Enhancement Processor Using Multiplier-Less PE Arrays for Hearing Aids in 28nm CMOS

23.6 A 2.98pJ/Conversion 0.0023mm² Dynamic Temperature Sensor with Fully On-Chip Corrections

25.5 A 1-to-5GHz All-Passive Frequency-Translational 4th-Order N-path Filter with Low-Power Clock Boosting for High Linearity and Relaxed Pd/Frequency Trade-Off

29.1 A 32.5mW Mixed-Signal Processing-in-Memory-Based k-SAT Solver in 65nm CMOS with 74.0% Solvability for 30-Variable 126-Clause 3-SAT Problems

29.2 Snap-SAT: A One-Shot Energy-Performance-Aware All-Digital Compute-in-Memory Solver for Large-Scale Hard Boolean Satisfiability Problems

29.5 A 73.5TOPS/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking

29.8 A Sub-0.8pJ/b 16.3Gbps/mm² Universal Soft-Detection Decoder Using ORBGRAND in 40nm CMOS

30.4 A 3.7V-to-1kV Chip-Cascaded Switched-Capacitor Converter with Auxiliary Boost Achieving >96% Reactive Power Efficiency for Electrostatic Drive Applications

30.10 Single Chip, Qi Compliant, 40W Wireless Power Transmission Controller using RMS Coil Current Sensing and Adaptive ZVS for 4dB EMI and up to 1.7% Efficiency Improvements

31.5 A Passive Bidirectional BLE Tag Demonstrating Battery-Free Communication in Tablet/Smartphone-to-Tag, Tag-to-Tablet/Smartphone, and Tag-to-Tag Modes

32.1 A Behind-The-Ear Patch-Type Mental Healthcare Integrated Interface with 275-Fold Input Impedance Boosting and Adaptive Multimodal Compensation Capabilities

32.2 A Stimulus-Scattering-Free Pixel-Sharing Sub-Retinal Prosthesis SoC with 35.8dB Dynamic Range Time-Based Photodiode Sensing and Per-Pixel Dynamic Voltage Scaling

32.6 SciCNN: A 0-Shot-Retraining Patient-Independent Epilepsy-Tracking SoC

33.3 A 9Mb HZO-based Embedded FeRAM Macro with a 1012-Cycle Endurance, a 5ns Read and a 7ns Write Time using ECC-Assisted Data Refresh and an Offset-Canceled Sense Amplifier

34.1 THz Cryo-CMOS Backscatter Transceiver: A Contactless 4 Kelvin-300 Kelvin Data Interface
EE4: The Smartest Designer in the Universe, Post-Pandemic!

Organizer: Denis Daly, Apple, Cambridge, MA
Co-Organizers: Shuhei Amakawa, Hiroshima University, Higashihiroshima, Japan
               Negar Reiskarimian, MIT, Cambridge, MA
               Vito Giannini, Uhnder, Austin, TX
Champion: Tim Piessens, ICsense, Leuven, Belgium
Moderator: Bram Nauta, University of Twente, Enschede, The Netherlands

At ISSCC 2020 there was a battle of epic proportions between industry, academia and students to determine who was the smartest designer in the universe. Industry came out victorious. Now, at ISSCC 2023, as we return to an in-person conference, academia and students have their chance to get their revenge and set the record straight. In this interactive quiz show, three teams representing industry, academia and students will compete for the honor and the prestigious title: “The Smartest Designer in the Universe”. In several rounds, the contestants will solve questions and puzzles covering all parts of electrical engineering. They will baffle you with their knowledge, surprise you with their wit and entertain you with their to the point remarks. This all topped with a gentle sauce of irony since the smartest designer in the universe should be smart enough to appreciate the special relativity of it all. Join this session not only to support your own team but enroll in the game. Everybody will be able to actively participate using an app.

Team Academia:
Kofi Makinwa, Delft University of Technology, Delft, The Netherlands
Azita Emami, Caltech, Pasadena, CA
Howard Luong, HKUST, Hong Kong, China

Team Industry:
Farhana Sheikh, Intel, Hillsboro, OR
Rozi Roufoogaran, NXP, Irvine, CA
Subhashish Mukherjee, Texas Instruments, Bangalore, Karnataka, India

EE5: What will be the Essential Skills for IC Designers in the Next Decade?

Organizer: Mozghan Mansuri, Intel, Hillsboro, OR
Co-Organizers: Wei-Zen Chen, National Yang Ming Chiao Tung University, Hsinchu, Taiwan
               Byungsub Kim, Pohang University of Science and Technology, Pohang, Korea
               Visvesh Sathe, Georgia Institute of Technology, Atlanta, GA
               Giuseppe Gramegna, imec, Leuven, Belgium
Moderator: Mozghan Mansuri, Intel, Hillsboro, OR

Based on emerging trends in design methodology such as AI for IC design and verification, this session of academic and industry leaders will predict and discuss how future design automation will change the way IC designers work in the next decade. Will more and more of IC design be automated by then? Is our field shrinking? Are we attracting and training enough students to learn IC design to meet potential industry needs? Join this special evening topic session to get the perspective of industry and academic leaders in IC design.

Panelists: Mike Flynn, University of Michigan, Ann Arbor, MI
          Hoi-Jun Yoo, KAIST, Daejeon, Korea
          Alvin Loke, NXP Semiconductors, San Diego, CA
          Laura Smith, AMD, Austin, TX
Heterogeneous ML Accelerator

Session Chair: Rangharajan Venkatesan, NVIDIA, Santa Clara, CA
Session Co-Chair: Sophia Shao, UC Berkeley, Berkeley, CA

8:30 AM

22.1 A 12.4TOPS/W @ 136GOPS AI-IoT System-on-Chip with 16 RISC-V, 2-to-8b Precision-Scalable DNN Acceleration and 30%-Boost Adaptive Body Biasing
F. Conti\(^1\), D. Rossi\(^1\), G. Paulini\(^1\), A. Garofalo\(^1\), A. Di Mauro\(^1\), G. Rutishauer\(^2\), G. Ottav\(^1\), M. Eggimann\(^2\), H. Okuhara\(^1\), V. Huard\(^3\), O. Montfort\(^1\), L. Jure\(^3\), N. Exibard\(^1\), P. Gouedo\(^3\), M. Louvat\(^1\), E. Botte\(^2\), L. Benini\(^1,2\)
\(^1\)University of Bologna, Bologna, Italy; \(^2\)ETH Zürich, Zürich, Switzerland

9:00 AM

22.2 A 28nm 2D/3D Unified Sparse Convolution Accelerator with Block-Wise Neighbor Searcher for Large-Scaled Voxel-Based Point Cloud Network
W. Sun\(^1\), X. Feng\(^1\), C. Tang\(^2\), S. Fan\(^1\), Y. Yang\(^2\), J. Yue\(^3\), Z. Du\(^3\), W. Zhao\(^4\), H. Yang\(^2\), Y. Liu\(^2\)
\(^1\)Tsinghua Shenzhen International Graduate School, Shenzhen, China; \(^2\)Tsinghua University, Beijing, China; \(^3\)Chinese Academy of Sciences, Beijing, China; \(^4\)Pi2star Technology, Beijing, China

9:30 AM

22.3 A 127.8TOPS/W Arbitrarily Quantized 1-to-8b Scalable-Precision Accelerator for General-Purpose Deep Learning with Reduction of Storage, Logic and Latency Waste
S. Moon\(^1\), H-G. Mun\(^1\), H. Son\(^2\), J-Y. Sim\(^1\)
\(^1\)Pohang University of Science and Technology, Pohang, Korea
\(^2\)Gyeongsang National University, Jinju, Korea

10:00 AM Break

10:15 AM

22.4 A 28nm 11.2TOPS/W Hardware-Utilization-Aware Neural-Network Accelerator with Dynamic Dataflow
C-Y. Du\(^1\), C-F. Tsai\(^1\), W-C. Chen\(^2\), L-Y. Lin\(^2\), N-S. Chang\(^3\), C-P. Lin\(^3\), C-S. Chen\(^3\), C-H. Yang\(^3\)
\(^1\)National Taiwan University, Taipei, Taiwan; \(^2\)Delta Electronics, Taipei, Taiwan
\(^3\)Taiwan Semiconductor Research Institute, Hsinchu, Taiwan

10:45 AM

22.5 C-DNN: A 24.5-85.8TOPS/W Complementary-Deep-Neural-Network Processor with Heterogeneous CNN/SNN Core Architecture and Forward-Gradient-Based Sparsity Generation
S. Kim, S. Kim, S. Hong, S. Kim, D. Han, H-J. Yoo
Korea Advanced Institute of Science and Technology, Daejeon, Korea

11:15 AM

22.6 ANP-I: A 28nm 1.5pJ/SOP Asynchronous Spiking Neural Network Processor Enabling Sub-0.1\(\mu\)J/Sample On-Chip Learning for Edge-AI Applications
J. Zhang\(^1\), D. Huo\(^1\), J. Zhang\(^1\), C. Qian\(^1\), Q. Liu\(^1\), L. Pan\(^1\), Z. Wang\(^1\), N. Qiao\(^2\), K-T. Tang\(^1\), H. Chen\(^1\)
\(^1\)Tsinghua University, Beijing, China; \(^2\)SynSense, Chengdu, China

11:30 AM

University of Electronic Science and Technology of China, Chengdu, China

11:45 AM

22.8 A 0.81mm\(^2\) 740\(\mu\)W Real-Time Speech Enhancement Processor Using Multiplier-Less PE Arrays for Hearing Aids in 28nm CMOS
S. Park, S. Lee, J. Park, H-S. Choi, D. Jeon, Seoul National University, Seoul, Korea

12:00 PM

22.9 A 12nm 18.1TFLOPs/W Sparse Transformer Processor with Entropy-Based Early Exit, Mixed-Precision Prediction and Fine-Grained Power Management
T. Tambe\(^1\), J. Zhang\(^1\), C. Hooper\(^1\), T. Jia\(^2\), P. N. Whatmough\(^1,3\), J. Zuckerman\(^1\), M. Cassel Dos Santos\(^4\), E. J. Loscalzo\(^1\), D. Giril\(^1\), K. Shepard\(^1\), L. Carloni\(^1\), A. Rusti\(^1\), D. Brooks\(^1\), G-Y. Wei\(^1\)
\(^1\)Harvard University, Cambridge, MA; \(^2\)Peking University, Beijing, China; \(^3\)ARM, Boston, MA
\(^4\)Columbia University, New York, NY; \(^5\)Cornell University, New York, NY

12:15 PM Conclusion
SESSION 23

Analog Sensor Interfaces

Session Chair: Chinwuba Ezekwe, Robert Bosch, Sunnyvale, CA
Session Co-Chair: Minkyu Je, KAIST, Daejeon, Korea

8:30 AM

23.1 A 7.9fJ/Conversion-Step and 37.12aFrms Pipelined-SAR Capacitance-to-Digital Converter with KT/C Noise Cancellation and Incomplete-Settling-Based Correlated Level Shifting

J. Gao1, L. Shen1, H. Li1, S. Ye1, J. Li1, X. Xu1, J. Cui1, Y. Gao1, R. Huang1, L. Ye1,2
1Peking University, Beijing, China
2Advanced Institute of Information Technology of Peking University, Hangzhou, China

9:00 AM

23.2 A 40A Shunt-Based Current Sensor with ±0.2% Gain Error from -40°C to 125°C and Self-Calibration

Z. Tang1, N. G. Toth1, R. Zamparette1, T. Nezuka2, Y. Furuta2, K. A. A. Makinwa1
1Delft University of Technology, Delft, The Netherlands
2MIRISE Technologies, Aichi, Japan

9:30 AM

23.3 A 51A Hybrid Magnetic Current Sensor with a Dual Differential DC Servo Loop and 43mA rms Resolution in a 5MHz Bandwidth

A. Jouyaeian1, Q. Fan1, M. Motz2, U. Ausserlechner2, K. A. A. Makinwa1
1Delft University of Technology, Delft, The Netherlands
2Infineon Technologies, Villach, Austria

10:00 AM

23.4 A Closed-Loop 12bit CMOS-Integrated Stress Sensor System with 4bit Adjustable Sensitivity from 178 to 11kPa/LSB at up to 22.5kS/s and 5bit Dynamic Range Adjustment

K. Allinger1, M. Kuhl2
1Hamburg University of Technology, Hamburg, Germany
2University of Freiburg - IMTEK, Freiburg, Germany

10:45 AM

23.5 A Sub-1V 810nW Capacitively-Biased BJT-Based Temperature Sensor with an Inaccuracy of ±0.15°C (3σ) from -55°C to 125°C

Z. Tang1, S. Pan1,2, K. A. A. Makinwa1
1Delft University of Technology, Delft, The Netherlands
2Tsinghua University, Beijing, China

11:15 AM

23.6 A 2.98pJ/conversion 0.0023mm2 Dynamic Temperature Sensor with Fully On-Chip Corrections

Y. Shen, H. Li, E. Cantatore, P. Harpe
Eindhoven University of Technology, Eindhoven, The Netherlands

11:45 AM

23.7 A BJT-Based Temperature Sensor with ±0.1°C (3σ) Inaccuracy from ~55°C to 125°C and a 0.85pJ·K2 Resolution FoM Using Continuous-Time Readout

N. G. Toth*,1, Z. Tang1, T. Someya1,3, S. Pan*,2, K. A. A. Makinwa1
1Delft University of Technology, Delft, The Netherlands
2Tsinghua University, Beijing, China
3now with SiTime, Tokyo, Japan
*Equally Credited Authors (ECAs)

Conclusion 12:15 PM
THz Signal Generation

Session Chair: Ruonan Han, Massachusetts Institute of Technology, Cambridge, MA
Session Co-Chair: Yves Baeyens, Nokia - Bell Labs, Murray Hill, NJ

8:30 AM

24.1 A 0.64-to-0.69THz Beam-Steerable Coherent Source with 9.1dBm Radiated Power and 30.8dBm Lensless EIRP in 65nm CMOS
L. Gao, C. H. Chan, City University of Hong Kong, Hong Kong, China

9:00 AM

24.2 A 264-to-287GHz, −2.5dBm Output Power, and −92dBc/Hz 1MHz-Phase-Noise CMOS Signal Source Adopting a 75fs rms Jitter D-Band Cascaded Sub-Sampling PLL
B-T. Moon, S-G. Lee, J. Choi, Korea Advanced Institute of Science and Technology, Daejeon, Korea

9:30 AM

24.3 A 200-to-350GHz SiGe BiCMOS Frequency Doubler with Slotline-Based Mode-Decoupling Harmonic Tuning Technique Achieving 1.1-to-4.7dBm Output Power
S. Li1, X. Li1,2, H. Wu1, W. Chen1
1Tsinghua University, Beijing, China; 2Sanechips Technology, Shenzhen, China

Break 10:00 AM

RF Transceiver Building Blocks

Session Chair: Jeffrey Walling, Virginia Tech, Blacksburg, VA
Session Co-Chair: Hongtao Xu, Fudan University, Shanghai, China

10:15 AM

25.1 A 4.1W Quadrature Doherty Digital Power Amplifier with 33.6% Peak PAE in 28nm Bulk CMOS
J. Li1, Y. Yin1, H. Chen2, J. Lin1, Y. Li1, X. Jia1, Z. Hu1, X. Zhang1, H. Xu1
1Fudan University, Shanghai, China; 2South China University of Technology, Guangzhou, China

10:45 AM

25.2 A 19.7-to-43.8GHz Power Amplifier with Broadband Linearization Technique in 28nm Bulk CMOS
W. Zeng1, L. Gao1, N. Sun1, H. Xu1, Q. Xue1, X. Zhang1
1South China University of Technology, Guangzhou, China; 2Fudan University, Shanghai, China

11:15 AM

25.3 A 4.8dB NF, 70-to-86GHz Deep-Noise-Canceling LNA Using Asymmetric Compensation Transformer and 4-to-1 Hybrid-Phase Combiner in 40nm CMOS
C. Han*, J. Zhou*, Z. Deng, Y. Shu, X. Luo
University of Electronic Science and Technology of China, Chengdu, China
*Equally Credited Authors (ECAs)

11:45 AM

25.4 A 4b RFDAC at 8GS/s for FMCW Chirps with 4GHz Bandwidth in 10μs
S. K. Sireesh1,2, S. H. Abkenar1,2, N. Christoffers1, C. Wagner1, T. Brandt1, A. Stelzer2
1Infineon Technologies, Linz, Austria; 2Johannes Kepler University, Linz, Austria

12:00 PM

25.5 A 1-to-5GHz All-Passive Frequency-Translational 4th-Order N-path Filter with Low-Power Clock Boosting for High Linearity and Relaxed Pdc-Frequency Trade-Off
A. Nagulu1, M. Yi1, Y. Zhuang1, S. Garikapat2, H. Krishnaswamy2
1Washington University in St. Louis, St. Louis, MO; 2Columbia University, New York, NY

Conclusion 12:15 PM
**Display and User Interaction Technologies**

**Session Chair:** Joonsung Bae, Kangwon National University, Chuncheon, Korea  
**Session Co-Chair:** Johan Vanderhaegen, Google, Cupertino, CA

**8:30 AM**

26.1 A Source-Driver IC Including Power-Switching Fast-Slew-Rate Buffer and 8Gb/s Effective 3-Tap DFE Receiver Achieving 4.9mV DVRMS and 17V/µs Slew Rate for 8K Displays and Beyond  
Samsung Electronics, Hwaseong, Korea  
*Equally Credited Authors (ECAs)

9:00 AM  

26.2 Virtual Rotating Gesture Recognizable Touch Readout IC for 1.26" Circular Touch Screen Panel  
S. Ko1, J. Lee1, J. Ham1, B. So2, D. Cho2, H. Kim2, B. Kim2, W. Sim2, G. Youm2  
1Kwangwoon University, Seoul, Korea  
2Zinitix, Suwon, Korea

9:30 AM  

26.3 A 45.8dB-SNR 120fps 100pF-Load Self-Capacitance Touch-Screen Controller with Enhanced In-Band Common Noise Immunity Using Noise Antenna Reference  
Samsung Electronics, Hwaseong, Korea

Break 10:00 AM

**Innovations from Outside the (ISSCC) Box**

**Session Chair:** Ali Hajimiri, Caltech, Pasadena, CA  
**Session Co-Chair:** Firooz Aflatouni, University of Pennsylvania, Philadelphia, PA

**10:15 AM**

27.1 Some Recent Progress in Bioelectronics  
J. Rogers  
Northwestern University, Evanston, IL

10:45 AM  

27.2 The Tall Thin Molecular Programmer  
E. Winfree  
California Institute of Technology, Pasadena, CA

11:15 AM  

27.3 The Promise of 2-D Materials for Scaled Digital and Analog Applications  
D. Verreck, P. Wambacq, M. Van de Put, Z. Ahmed, Q. Smets, A. Afzalian, R. Duflou, X. Wu,  
G. Mirabelli, R. Chen, I. Asselberghs, G. Sankar Kar  
imec, Leuven, Belgium

11:45 AM  

27.4 Inverse Designed, Densely Integrated Classical and Quantum Photonics  
J. Vuckovic1, G. H. Ahrn2, K. Van Gasse1, M. Guidry1, H. Kwon1, J. Lu1, D. Lukin1, A. Piggott1, N. Sapra1,  
L. Su1, J. Skarda1, R. Trivedi1, D. Vercruysse1, A. White1, J. Yang1, K. Yang1  
1Stanford University, Stanford, CA  
2Stanford University, stanford, CA

Conclusion 12:15 PM
High-Density Memories and High-Speed Interfaces

Session Chair: Seung-Jae Lee, Samsung, Hwaseong, Korea
Session Co-Chair: Dongkyun Kim, SK hynix, Icheon, Korea

8:30 AM

28.1 A 1.67Tb 5b/Cell Flash Memory Fabricated in a 192-Layer Floating-Gate 3D-NAND Technology and Featuring a 23.3Gb/mm\(^2\) Bit Density
A. Khakifirooz\(^1\), E. Anaya\(^2\), S. Balasubrahmanyam\(^2\), G. Bennett\(^1\), D. Castro\(^2\), J. Egler\(^2\), K. Fan\(^2\), R. Ferdous\(^1\), K. Ganapathi\(^2\), O. Guzman\(^3\), C. W. Ha\(^1\), R. Haque\(^2\), V. Harish\(^2\), M. Jalalifar\(^2\), O. W. Jungroth\(^2\), S-T. Kang\(^2\), G. Karbasian\(^1\), J-Y. Kim\(^1\), S. Li\(^2\), A. S. Madraswala\(^2\), S. Maddukuri\(^2\), A. Mohammed\(^1\), O. W. Jungroth\(^2\), S. Nagabushanam\(^2\), B. Ngu\(^2\), D. Patel\(^2\), S. K. Poosarla\(^2\), N. V. Prabhu\(^2\), C. Quiroga\(^2\), S. Rajwade\(^1\), A. Rahman\(^2\), J. Shah\(^2\), R. S. Shenoy\(^1\), E. Tachie Mensor\(^2\), A. Tankasala\(^2\), S. K. Thirumala\(^1\), S. Upadhyay\(^2\), K. Upadhyaya\(^2\), A. Velasco\(^2\), N. K. B. Vemula\(^2\), B. Venkataramaiah\(^2\), J. Zhong\(^1\), B. M. Pathak\(^2\), P. Kalavade\(^1\), "Intel, Santa Clara, CA; Intel, Folsom, CA"

9:00 AM

28.2 A High Performance 1Tb 3b/Cell 3D-NAND Flash with 194MB/s Write Throughput on over 300 Layers
SK hynix Semiconductor, Icheon, Korea

9:30 AM

28.3 A 4nm 16Gb/s/pin Single-Ended PAM4 Parallel Transceiver with Switching-Jitter Compensation and Transmitter Optimization
Samsung Electronics, Hwaseong, Korea

10:00 AM

28.4 A 4nm 1.15Tb/s HBM3 Interface with Resistor-Tuned Offset-Calibration and In-Situ Margin-Detection
Samsung Electronics, Hwaseong, Korea

10:45 AM

28.5 A 900\(\mu\)W, 1–4GHz Input-Jitter-Filtering Digital-PLL-Based 25%-Duty-Cycle Quadrature-Clock Generator for Ultra-Low-Power Clock Distribution in High-Speed DRAM Interfaces
Y. Shin*, Y. Jo*, J. Kim, J. Lee, J. Kim, J. Choi
Korea Advanced Institute of Science and Technology, Daejeon, Korea
*Equally Credited Authors (ECAs)

11:00 AM

28.6 A 32Gb/s/pin 0.51pJ/b Single-Ended Resistor-Less Impedance-Matched Transmitter with T-Coil-Based Edge-Boosting Equalizer in 40nm CMOS
J-H. Park\(^1\), H. Lee\(^1\), H. Cho\(^1\), S. Lee\(^2\), K-H. Lee\(^2\), H-G. Ko\(^2\), D-K. Jeong\(^1\)
\(^1\)Seoul National University, Seoul, Korea; \(^2\)ONE semiconductor, Gyeonggi, Korea

11:15 AM

28.7 A 1.1V 6.4Gb/s/pin 24Gb DDR5 SDRAM with Highly Accurate Duty Corrector and NBTI Tolerant DLL

11:45 AM

28.8 A 1.1V 16Gb DDR5 DRAM with Probabilistic-Aggressor Tracking, a Refresh Management Function, Per-Row Hammer Tracking, a Multi-Step Precharge, and Core-Bias-Voltage Modulation for Security and Reliability Enhancement

Conclusion 12:15 PM
Digital Accelerators and Circuit Techniques

Session Chair: Mingoo Seok, Columbia University, New York, NY
Session Co-Chair: Kazuki Fukuoka, Renesas Electronics, Tokyo, Japan

1:30 PM

29.1 A 32.5mW Mixed-Signal Processing-in-Memory-Based k-SAT Solver in 65nm CMOS with 74.0% Solvability for 30-Variable 126-Clause 3-SAT Problems
D. Kim, N. Mizanur Rahman, S. Mukhopadhyay, Georgia Institute of Technology, Atlanta, GA

2:00 PM

29.2 Snap-SAT: A One-Shot Energy-Performance-Aware All-Digital Compute-in-Memory Solver for Large-Scale Hard Boolean Satisfiability Problems
S. Xie, M. Yang, S. A. Lanham, Y. Wang, M. Wang, S. Oruganti, J. P. Kulkarni
University of Texas, Austin, TX

2:30 PM

29.3 A 8.09TOPS/W Neural Engine Leveraging Bit-Sparsified Sign-Magnitude Multiplications and Dual Adder Trees
University of Michigan, Ann Arbor, MI

2:45 PM

29.4 Wafer-Level Stacking of High-Density Capacitors to Enhance the Performance of a Large Multicore Processor for Machine Learning Applications
S. Felix¹, S. Morton², S. Stacey¹, J. Walsh|¹
¹Graphcore, Bristol, United Kingdom; ²Graphcore, Adelaide, Australia

Break 3:00 PM

3:15 PM

29.5 A 73.53TOPS/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking
M. Chang*, A. S. Lele*, S. D. Spetalnick¹, B. Crafton¹, S. Konno¹, Z. Wan¹, A. Bhat¹, W-S. Khwa², Y-D. Chih³, M-F. Chang², A. Raychowdhury¹
¹Georgia Institute of Technology, Atlanta, GA; ²TSMC Corporate Research, Hsinchu, Taiwan; ³TSMC Design Technology, Hsinchu, Taiwan; *Equally Credited Authors (ECAs)

3:45 PM

29.6 A 1.5μW End-to-End Keyword Spotting SoC with Content-Adaptive Frame Sub-Sampling and Fast-Settling Analog Frontend
J-H. Seol¹,², H. Yang¹, R. Rothe¹, Z. Fan¹, Q. Zhang¹, H-S. Kim¹, D. Blaauw¹, D. Sylvester¹
¹University of Michigan, Ann Arbor, MI; ²Samsung Electronics, Hwasung, Korea

4:15 PM

29.7 CCSA: A 394TOPS/W Mixed-Signal GPS Accelerator with Charge-Based Correlation Computing for Signal Acquisition
J. Li¹, W. He¹, B. Zhang², L. Qi², G. He¹, M. Seok²
¹Shanghai Jiao Tong University, Shanghai, China; ²Columbia University, New York, NY

4:45 PM

29.8 A Sub-0.8pJ/b 16.3Gbps/mm² Universal Soft-Detection Decoder Using ORBGRAND in 40nm CMOS
A. Riaz¹, A. Yasar¹, F. Ercan¹, W. An², J. Ngo³, K. Galligan³, M. Medard³, K. R. Duffy³, R. T. Yazicigil³
¹Boston University, Boston, MA; ²Massachusetts Institute of Technology, Cambridge, MA; ³Maynooth University, Maynooth, Ireland

5:15 PM

29.9 An 8T eNVSRAM Macro in 22nm FDSOI Standard Logic with Simultaneous Full-Array Data Restore for Secure IoT Devices
S. Nouri, S. S. Iyer, University of California, Los Angeles, CA

Conclusion 5:30 PM
Power Management Techniques

Session Chair: Xun Liu, The Chinese University of Hong Kong, Shenzhen, China
Session Co-Chair: Gael Pillonnet, CEA-Leti, Grenoble, France

1:30 PM

30.1 A Scalable N-Step Equal Split SSHI Piezoelectric Energy Harvesting Circuit Achieving 1170% Power Extraction Improvement and 22nA Quiescent Current with a 1μH-to-10μH Low Q Inductor
Ulsan National Institute of Science and Technology, Ulsan, Korea

2:00 PM

30.2 A 93.2%-Efficiency Multi-Input Bipolar Energy Harvester with 17.9X MPPT Loss Reduction
Z-Y. Yang1, A. Chen1, C-W. Chen1, W-C. Hung1, K-H. Chen1, K-L. Zheng1,2, Y-H. Lin1, S-R. Lin1, T-Y. Tsai1
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan

30.3 A Bias-Flip Rectifier with a Duty-Cycle-Based MPPT Algorithm for Piezoelectric Energy Harvesting with 98% Peak MPPT Efficiency and 738% Energy-Extraction Enhancement
X. Yue, S. Javvaji, Z. Tang, K. A. Makinwa, S. Du; Delft University of Technology, Delft, The Netherlands

2:45 PM

30.4 A 3.7V-to-1kV Chip-Cascaded Switched-Capacitor Converter with Auxiliary Boost Achieving >96% Reactive Power Efficiency for Electrostatic Drive Applications
Y. Li, B. Mabetha, J. T. Stauth; Dartmouth College, Hanover, NH

3:15 PM

30.5 A 95.3% 5V-to-32V Wide Range 3-Level Current Mode Boost Converter with Fully State-based Phase Selection Achieving Simultaneous High-Speed Vcf Balancing and Smooth Transition
S-J. Lee1, Y-W. Jeong1, M-J. Cho1, J-H. Kim1, H-S. Kim1, J-S. Bang1, S-U. Shin1
1Ulsan National Institute of Science and Technology, Ulsan, Korea; 2Samsung Electronics, Hwaseong, Korea

3:45 PM

30.6 A 98.6%-Peak-Efficiency 1.47A/mm²-Current-Density Buck-Boost Converter with Always Reduced Conduction Loss
J. Jin1, Y. Zhou1, C. Chen1, X. Han1, W. Xu2, L. Cheng1,2
1University of Science and Technology of China, Hefei, China; 2Hefei CLT Microelectronics, Hefei, China

4:00 PM

30.7 A Continuously Scalable-Conversion-Ratio SC Converter with Reconfigurable VCF Step for High Efficiency over an Extended VCR Range
Y. Wang1,2, M. Huang1, Y. Lu1, R. P. Martins1,2
1University of Macau, Macau, China; 2Zhuhai UM Science & Technology Research Institute, Zhuhai, China
3Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

4:15 PM

30.8 3D Wireless Power Transfer with Noise Cancellation Technique for -62dB Noise Suppression and 90.1%-Efficiency
F. Huang1, H-Y. Tsai1, C-Y. Huang1, Y-C. Luo1, C-H. Li1, S-C. Huang1, Y-H. Kao1, K-H. Chen1, K-L. Zheng1,2, Y-H. Lin1, S-R. Lin1, T-Y. Tsai1
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan

4:45 PM

30.9 A 90%-Efficiency 40.68MHz Single-Stage Dual-Output Regulating Rectifier with ZVS and Synchronous PFM Control for Wireless Powering
Z. Luo, J. Liu, H. Lee, University of Texas at Dallas, Richardson, TX

5:00 PM

30.10 Single Chip, Qi Compliant, 40W Wireless Power Transmission Controller using RMS Coil Current Sensing and Adaptive ZVS for 4dB EMI and up to 1.7% Efficiency Improvements
F. Neri1, G. Melas1, F. Di Fazio1, G. Figliozzi1, J. Menart1, M. Augustyniak1, T. Acar2, A. Bavisi2
1Renesas Electronics, Zürich, Switzerland; 2Renesas Electronics, San Jose, CA

Conclusion 5:15 PM

SESSION 30
Wednesday February 22nd, 1:30 PM

46
Energy-Efficient Radios for UWB, BMI, and IoT Systems

Session Chair: Negar Reiskarimian, Massachusetts Institute of Technology, Cambridge, MA
Session Co-Chair: Jan Prummel, Renesas Electronics, s-Hertogenbosch, The Netherlands

1:30 PM

31.1 A Quadrature Uncertain-IF IR-UWB Transceiver with Twin-OOK Modulation
B. Wang, W. Rhee, Z. Wang
Tsinghua University, Beijing, China

2:00 PM

31.2 A Fully Integrated IEEE 802.15.4/4z-Compliant 6.5-to-8GHz UWB System-on-Chip RF Transceiver Supporting Precision Positioning in a CMOS 28nm Process
W. Kim1, H-G. Seok1, G. Lee1, S. Kim1, J-K. Lee1, C. Kim1, W. Kim1, W. Jung1, Y. Cho1, S. Bae1, J. Cho1, H. Na1, B. Kang1, H. Han1, H. Son1, C. Ahn1, H. Kang1, S. Jung1, H. Sung1, Y. Kim1, D. Kim1, D. Kim1, J-S. Paek1, S. Oh1, J. Lee1, S. Kwak1, J. Kim1
1Samsung Electronics, Hwaseong, Korea
2now at Pusan National University, Pusan, Korea

2:30 PM

31.3 A 1.8Gb/s, 2.3pJ/bit, Crystal-Less IR-UWB Transmitter for Neural Implants
J. Lei1, X. Liu2, W. Song1, H. Huang1, X. Ma2, J. Wei2, M. Zhang1
1Tsinghua University, Beijing, China
2Beijing Ningju Technology, Beijing, China

Break 3:00 PM

3:15 PM

31.4 A 128-Channel 2mm×2mm Battery-Free Neural Dielet Merging Simultaneous Multi-Channel Transmission Through Multi-Carrier Orthogonal Backscatter
C. Yang, Z. Zhang, L. Zhang, Y. Zhang, Z. Li, Y. Luo, G. Pan, B. Zhao
Zhejiang University, Hangzhou, China

3:45 PM

31.5 A Passive Bidirectional BLE Tag Demonstrating Battery-Free Communication in Tablet/Smartphone-to-Tag, Tag-to-Tablet/Smartphone, and Tag-to-Tag Modes
Z. Chang1, Q. Xiao1,2, W. Wang1,2, Y. Luo1, B. Zhao1
1Zhejiang University, Hangzhou, China
2Microaiot, Hangzhou, China
*Equally Credited Authors (ECAs)

4:15 PM

31.6 A ULP Long-Range Active-RF Tag with Automatic Antenna-Interface Calibration Achieving 20.5% TX Efficiency at -22dBm EIRP, and -60.4dBm Sensitivity at 17.8nW RX Power
Z. Yang1, J. Yin1, W-H. Yu1, H. Zhang1, P-I. Mak1, R. P. Martins1,2
1University of Macau, Macau, China
2Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

4:30 PM

31.7 A 0.7-to-2.5GHz Sliding Digital-IF Quadrature Digital Transmitter Achieving >40% System Efficiency for Multi-Mode NB-IoT/BLE Applications
C. Hu, D. Zheng, Y. Yin1, J. Lin, Y. Li, W. Li, H. Xu
Fudan University, Shanghai, China

4:45 PM

31.8 A 0.4-to-0.95GHz Distributed N-Path Noise-Cancelling Ultra-Low-Power RX with Integrated Passives Achieving –85dBm/100kb/s Sensitivity, -41dB SIR and 174dB RX FoM in 22nm CMOS
H. Bialek, M. Johnston, A. Natarajan
Oregon State University, Corvallis, OR

Conclusion 5:15 PM
32.1 A Behind-The-Ear Patch-Type Mental Healthcare Integrated Interface with 275-Fold Input Impedance Boosting and Adaptive Multimodal Compensation Capabilities
H. Kim¹, M. Kim², K. Lee³, S. Cho⁴, C. S. Park⁵, S. Song⁶, D. S. Keum⁷, D. P. Jang⁸, J. J. Kim⁹
¹Ulsan National Institute of Science and Technology, Ulsan, Korea
²Samsung Electronics, Hwaseong, Korea
³Hanyang University, Seoul, Korea
⁴SOSO H&C, Daegu, Korea

32.2 A Stimulus-Scattering-Free Pixel-Sharing Sub-Retinal Prosthesis SoC with 35.8dB Dynamic Range Time-Based Photodiode Sensing and Per-Pixel Dynamic Voltage Scaling
K. Eom¹, M. Park¹, H-S. Lee¹, S-B. Ku¹, N. Kim², S. Cha³, Y. S. Goo³, S. Kim⁴, S-W. Kim⁴, H-M. Lee⁴
¹Korea University, Seoul, Korea
²Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea
³Chungbuk National University, Cheongju, Korea
⁴Korea University Guro Hospital, Seoul, Korea

32.3 A 1V 136.6dB-DR 4kHz-BW ΔΣ Current-to-Digital Converter with a Truncation-Noise-Shaped Baseline-Servo-Loop in 0.18μm CMOS
Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea

32.4 A 1V-Supply 1.85Vpp-Input-Range 1kHz-BW 181.9dB-FOM²nd-Order Noise-Shaping SAR-ADC with Enhanced Input Impedance in 0.18μm CMOS
Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea

32.5 A 384-Channel Online-Spike-Sorting IC Using Unsupervised Geo-OSort Clustering and Achieving 0.0013mm²/Ch and 1.78μW/Ch
Y. Chen¹, B. Tacca¹, Y. Chen¹, D. Biswas¹, G. Gielen¹,², F. Catthoor¹,², M. Verhelst¹,², C. Mora Lopez⁴
¹imec, Leuven, Belgium
²Fudan University, Shanghai, China
³KU Leuven, Leuven, Belgium

32.6 SciCNN: A 0-Shot-Retraining Patient-Independent Epilepsy-Tracking SoC
C-W. Tsai¹,², R. Jiang¹, L. Zhang¹,³, M. Zhang¹,², L. Wu¹, J. Guo¹, Z. Yan¹, J. Yoo¹,²
¹National University of Singapore, Singapore, Singapore
²The N.I. Institute for Health, Singapore, Singapore
³Apple, Cupertino, CA
⁴Huawei Technologies, Chengdu, China

32.7 Fascicle-Selective Bidirectional Peripheral Nerve Interface IC with 173dB FOM Noise-Shaping SAR ADCs and 1.38pJ/b Frequency-Multiplying Current-Ripple Radio Transmitter
University of Toronto, Toronto, Canada

SESSION 32
Wednesday February 22nd, 1:30 PM
Non-Volatile Memory and Compute-In-Memory
Session Chair: Hidehiro Shiga, KIOXIA, Yokohama, Japan
Session Co-Chair: Takashi Ito, Renesas, Kodaira-shi, Tokyo, Japan

1:30 PM

33.1 A 16nm 32Mb Embedded STT-MRAM with a 6ns Read Access Time, 1M-Cycle Write Endurance, 20-Year Retention at 150°C and MTJ-OTP Solutions for Magnetic Immunity

TSMC, Hsinchu, Taiwan

2:00 PM

33.2 A 22nm 8Mb 46.4-160.1-TOPS/W STT-MRAM Near-Memory-Computing Macro with 8b Precision for AI-Edge Devices

1National Tsing Hua University, Hsinchu, Taiwan
2TSMC Corporate Research, Hsinchu, Taiwan
3TSMC, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

2:30 PM

33.3 A 9Mb HZO-Based Embedded FeRAM Macro with a 1012-Cycle Endurance, a 5ns Read and a 7ns Write Time using ECC-Assisted Data Refresh and an Offset-Canceled Sense Amplifier

1Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China
2Fudan University, Shanghai, China
3Zhejiang Lab, Hangzhou, China

2:45 PM

33.4 A 28nm 2Mb 22.4-41.5TOPS/W STT-MRAM Computing-in-Memory Macro with a Refined Bit Cell for AI Inference

H. Cai1, Z. Bian1, Y. Hou1, Y. Zhou1, J-L. Cui1, Y. Guo1, X. Tian1, B. Liu1, X. Si1, Z. Wang1, J. Yang1, W. Shan1;
1Southeast University, Nanjing, China
2Nanjing Prochip Electronic Technology, Nanjing, China

Break 3:00 PM
Cryo-CMOS for Quantum Computing

Session Chair: Fabio Sebastiano, Delft University of Technology, Delft, The Netherlands
Session Co-Chair: Giorgio Ferrari, Politecnico di Milano, Milano, Italy

3:15 PM
34.1 THz Cryo-CMOS Backscatter Transceiver: A Contactless 4 Kelvin-300 Kelvin Data Interface
J. Wang, M. I. Ibrahim, I. B. Harris, N. M. Monroe, M. I. W. Khan, X. Yi, D. R. Englund, R. Han
Massachusetts Institute of Technology, Cambridge, MA

3:45 PM
34.2 A 28nm Bulk-CMOS IC for Full Control of a Superconducting Quantum Processor Unit-Cell
J. Yoo1, Z. Chen1, F. Arute1, S. Montazeri1, M. Szalay1, C. Erickson1, E. Jeffrey1, R. Fatemi1, M. Giustina1, M. Ansmann1, E. Lucero1, J. Kelly1, J. C. Bardin1,2
1Google Quantum AI, Goleta, CA; 2University of Massachusetts, Amherst, MA

4:15 PM
34.3 A Polar-Modulation Based Cryogenic Qubit State Controller in 28nm Bulk CMOS
Y. Guo1,2, Y. Li1, W. Huang1, S. Tan1, Q. Liu1, T. Li1,3, N. Deng1, Z. Wang1, Y. Zheng2, H. Jiang1
1Tsinghua University, Beijing, China; 2Nanyang Technological University, Singapore, Singapore; 3Beijing Academy of Quantum Information Sciences, Beijing, China

4:45 PM
34.4 A Cryogenic Controller IC for Superconducting Qubits with DRAG Pulse Generation by Direct Synthesis without Using Memory
K. Kang, D. Minn, J. Lee, H-J. Song, M. Lee, J-Y. Sim
Pohang University of Science and Technology, Pohang, Korea

5:00 PM
34.5 A Calibration-Free 12.8-16.5GHz Cryogenic CMOS VCO with 202dBc/Hz FoM for Classic-Quantum Interface
G. Zhang1, H. Lin2, C. Wang3
1University of Electronic Science and Technology of China, Chengdu, China; 2Chengdu Data Automation System Technologies, Chengdu, China

Conclusion 5:15 PM
Principles of Quantum Computing and the Application of Cryoelectronics to Qubit Control and Readout

### Time: 8:00 AM
**Topic:**
**Breakfast**

### Time: 8:25 AM
**Introduction by Chair, Daniel Friedman**
*IBM Thomas J. Watson Research Center, Yorktown Heights, NY*

### Time: 8:30 AM
**Introduction to Quantum Computing: Qubits, Gates, and Algorithms**
*William Oliver, Massachusetts Institute of Technology, Cambridge, MA*

### Time: 10:00 AM
**Break**

### Time: 10:30 AM
**Spin Qubits: Principles, Control/Readout Architectures, and Cryoelectronic Solutions**
*Sushil Subramanian, Intel, Hillsboro, OR*

### Time: 12:15 PM
**Lunch**

### Time: 1:20 PM
**Superconducting Qubits: Principles, Control/Readout Architectures, and Cryoelectronic Solutions**
*David Frank, IBM, Yorktown Heights, NY*

### Time: 2:50 PM
**Break**

### Time: 3:20 PM
**Cryoelectronics for Quantum Computing: Technology, Circuit Design, and Future Directions**
*Joseph Bardin, University of Massachusetts Amherst, Amherst, MA
d & Google Quantum AI, Goleta, CA*

### Time: 4:50 PM
**Conclusion**

---

### Introduction

Quantum computing is a paradigm that has the potential to transform problems that are computationally intractable today into solvable problems in the future. Significant advances in the last decade have demonstrated that quantum computers can be implemented, and further that the goal of demonstrating true performance advantages over traditional computing techniques on one or more problems with commercial value may be achieved in the not-so-distant future. Yet there remain many fundamental questions to be answered on the road to realizing a broad class of quantum computing systems, questions that span the entire range from devices to control electronics to systems design to algorithms. In this short course, we will first provide an introduction to quantum computing, including fundamentals of qubits, quantum gates, quantum circuits, and quantum algorithms. In the second and third talks, we will present approaches to using CMOS circuits at cryogenic temperatures to interact with spin qubits and superconducting qubits, respectively. In the final talk, we will describe approaches to technology/circuit co-design and co-optimization in the design of cryogenic circuits for quantum computing applications, and will then look forward toward future directions and challenges for quantum computing scaled system implementations.

---

### SC1: Introduction to Quantum Computing: Qubits, Gates, and Algorithms
*William Oliver, Massachusetts Institute of Technology, Cambridge, MA*

Quantum computers are fundamentally different from conventional computers. They promise to address problems that are practically prohibitive and even impossible to solve using today’s supercomputers. The challenge is building one that is large enough to be useful. In this short course, we will introduce quantum computing with a focus on the qubit modalities, single-qubit and two-qubit gates, and their use in quantum algorithms and error mitigation.

*William D. Oliver* is appointed Henry Ellis Warren (1894) Professor of Electrical Engineering and Computer Science, Professor of Physics, and Lincoln Laboratory Fellow at the Massachusetts Institute of Technology. He serves as the inaugural Director of the MIT Center for Quantum Engineering and as Associate Director of the MIT Research Laboratory of Electronics. Will’s research interests and expertise include the materials, fabrication, design, and implementation of superconducting qubit processors, as well as the development of cryogenic packaging and control electronics for extensible quantum computing applications. He received his PhD in Electrical Engineering from Stanford University in 2003.
Quantum computing offers a potential solution for problems intractable by classical computing. A large number of qubits, the fundamental units of quantum information, have to be controlled precisely for implementing practical applications, thereby posing challenging scalability requirements on all layers of the quantum computing stack. Spin qubits present a scalable solution at the device level due to their ease of integration and compatibility with standard semiconductor manufacturing. In this talk, we will explore spin-qubit physics and operation and discuss methods for spin-qubit control and readout. We will then introduce integrated cryo-CMOS for scalable control and present details of recent advances in qubit-controller SOCs.

Sushil Subramanian received the B.Tech. degree in electronics and electrical communication engineering from Indian Institute of Technology, Kharagpur, India, in 2009, and the M.S. and Ph.D. degrees in electrical engineering from the University of Southern California, Los Angeles, CA, in 2017, where he worked on fast-hopping frequency synthesizers and interference tolerant receivers. He is currently with Intel Labs, Intel Corporation, Hillsboro, OR, where he works on integrated circuits and systems for qubit control in quantum computers.

Superconducting qubits such as transmons are one of the most well-developed classes of quantum devices for building a quantum computer. We will describe the fabrication and operating principles of such qubits and discuss the requirements for their control and read-out electronics. In particular, the use of cryogenic CMOS circuits operating at 4 K is a promising approach to obtaining high-quality qubit control with reduced system complexity, and we will discuss the design and operation of such circuits.

David Frank received his B.S. from Caltech in 1977 and a Ph.D. in physics from Harvard University in 1983. He is a Research Staff Member at the IBM T. J. Watson Research Center. His studies have included III-V FETs, exploring the limits of scaling of silicon technology, and quantum computing. His recent work includes exploring uses of CMOS in quantum computing and concepts in quantum error correction. He has also worked on telegraph noise in nanoscale FETs, the modeling of innovative Si devices, low-power circuit design, and the analysis of CMOS scaling. Dr. Frank is an IEEE Fellow and was a co-recipient of the 2011 IEEE Cledo Brunetti award. He has authored or co-authored over 130 technical publications and holds 23 U.S. patents.

In this talk, we give an overview of emerging IC technology for the readout and control of superconducting quantum processors. After a brief introduction, the talk will describe the prospect of using SiGe HBT-based LNAs for qubit readout, including a discussion of technology optimization for reducing noise. We then will discuss control ICs, including experimental challenges and characterization techniques using quantum control experiments. The talk will end with a discussion of open challenges.

Joseph Bardin is a Professor of ECE at UMass Amherst and a Research Scientist with the Google Quantum AI team. At UMass, he leads research in the area of low-temperature integrated circuits, with applications in radio astronomy and the quantum information sciences. At Google, he leads the team working on the development of integrated circuits for large-scale quantum computers.
Advancing Technologies for Extended Reality (XR) to Make the “Metaverse” Possible

Organizers: 
Huichu Liu, Meta Agile Silicon Team, Menlo Park, CA
Visvesh Sathe, Georgia Institute of Technology, Atlanta, GA

Committee: 
Kaushik Sengupta, Princeton University, Princeton, NJ
Firooz Aflatouni, University of Pennsylvania, Philadelphia, PA
Matteo Bassi, Infineon Technologies, Villach, Austria
Sugako Otani, Renesas Electronics, Tokyo, Japan

Champions: 
Vivek De, Intel, Hillsboro, OR
Makoto Nagata, Kobe University, Kobe, Japan

Devices for “eXtended Reality” (XR), consisting of augmented (AR), virtual (VR) and mixed realities (MR), represent the next leap in human-computer interactions. Since XR systems include complex interactions between many sensors, processing and display while maintaining weight, form factor and battery constraints, advancing these technologies requires overcoming formidable barriers in multiple areas: computing, display technologies, low-power sensor, camera and telemetry for gesture recognition, thermal management, and packaging. In addition, these XR devices implement advanced machine-learning algorithms and rely on circuit, system, and software co-design to enable the desired immersive experience. This forum provides an overview of the key challenges and opportunities in the hardware design for XR devices and explores the necessary technology advancements to make the “Metaverse” possible.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td>Huichu Liu, Meta Agile Silicon Team, Menlo Park, CA</td>
<td></td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Overview of Augmented Reality and Virtual Reality Applications, Silicon Challenges and Research Directions</td>
</tr>
<tr>
<td>Edith Beigné, Meta Platforms, Menlo Park, CA</td>
<td></td>
</tr>
<tr>
<td>9:15 AM</td>
<td>Extended Reality: An End-to-End Systems View</td>
</tr>
<tr>
<td>Sarita Adve, University of Illinois at Urbana-Champaign, IL</td>
<td></td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>XR SoC Design and Implementation</td>
</tr>
<tr>
<td>Sungcheol Park, Samsung Electronics, Hwaseong, Korea</td>
<td></td>
</tr>
<tr>
<td>11:10 AM</td>
<td>Silicon Photonics: Augmented Reality and Beyond</td>
</tr>
<tr>
<td>Jelena Notaros, MIT, Boston, MA</td>
<td></td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>mm-Wave Integrated Systems for High-Precision Sensing and Recognition in XR Devices</td>
</tr>
<tr>
<td>Vadim Issakov, Technische Universität Braunschweig, Braunschweig, Germany &amp; Infineon Technologies, Munich, Germany</td>
<td></td>
</tr>
<tr>
<td>2:10 PM</td>
<td>TinyML: Why it is Essential for Metaverse</td>
</tr>
<tr>
<td>Evgeni Gousev, Qualcomm, San Diego, CA</td>
<td></td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>XR Challenges and Success Factors</td>
</tr>
<tr>
<td>Johan Johansson, MediaTek, Stockholm, Sweden</td>
<td></td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Compact and Energy Efficient Packaging for XR Hardware</td>
</tr>
<tr>
<td>Kuo-Chung Yee, TSMC, Hsinchu, Taiwan</td>
<td></td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
Extreme Data Converters and Their Peripherals

Organizer: Jongwoo Lee, Samsung Electronics, Hwasung, Korea
Committee: Nan Sun, Tsinghua University, Beijing, China
Nima Maghari, University of Florida, Gainesville, FL
Dominique Morche, Département Architecture Conception et Logiciel Embarqué (DACLE), CEA-Leti, Grenoble, France
Man-Kay Law, University of Macau, Taipa, Macau, China
Champion: Kostas Doris, NXP, Eindhoven, The Netherlands
Moderator: Kostas Doris, NXP, Eindhoven, The Netherlands

Data converters have undergone significant advances over the past decade. Their performance and application spaces have been greatly expanded. Nowadays, data converters can sample beyond 100GS/s, consume only several nW of power, and achieve an energy-efficiency approaching the theoretical limit. This forum will discuss design techniques that are pushing the data-converter applications into previously uncharted territories, including extremely high speed, high precision, and energy efficiency. In addition to the converters, the peripheral circuits, such as time and voltage references and driving amplifiers, are taking the spotlight in this forum.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction, Jongwoo Lee, Samsung Electronics, Hwasung, Korea</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>The Post-FoM Era of ADC: What Else Matters When Quantization is ‘Free’?</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>Design Techniques for Energy-Efficient Analog-to-Digital Converters</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>Continuous-Time Pipelined ADC: A Breed of Continuous-Time ADCs for Ultra-Wideband Conversion</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>Precision High Speed Converters, Sandeep Oswal, TI, Bengaluru, India</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>High-Speed and High-Performance Continuous-Time Delta-Sigma ADCs</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>High Performance ADC Design in High-Speed Wireline Transceivers and 5G Wireless Transceivers</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Extremely Compact Data Converters for Future 3D Sensing</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Panel Discussion, Moderator: Kostas Doris, NXP, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
The field of processor SoC design is increasingly moving to heterogeneous architectures, in which different processor types are combined in the same processing system. These processors range from various CPUs (power-efficient and high-performance cores) to GPUs, NPUs and ISPs. The trend towards increased heterogeneity is not yet saturated. Will we see even more heterogeneous systems in the future? What processor combinations are optimal for different target devices? What accelerators will we see added in the future? And how can such heterogeneous processing cores efficiently share data when the number of cores keeps going up, and still ensure coherency? With the introduction of chiplets, how can the benefits of heterogeneous multi-core architectures be expanded? This forum will bring together experts on multi-core processing systems and processor specialization to consider the future of heterogeneous many-core compute systems.

**Agenda**

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Jun Deguchi, Kioxia, Kawasaki, Japan</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Scaling AI Computing Sustainably</td>
</tr>
<tr>
<td></td>
<td>Carole-Jean Wu, Meta, Cambridge, MA</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>AI Accelerators: A Trade-off in Performance, Energy Efficiency, Flexibility, and Design Complexity</td>
</tr>
<tr>
<td></td>
<td>Michaela Blott, AMD, Dublin, Ireland</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>The Era of Domain-Specific Architecture: Heterogeneous NPU Cores in a Mobile SoC</td>
</tr>
<tr>
<td></td>
<td>Jun-Seok Park, Samsung Electronics, Hwaseong, Korea</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>Is an AI Accelerator All You Need? Overcoming Amdahl’s Law with Tightly-Coupled Heterogeneous Accelerators</td>
</tr>
<tr>
<td></td>
<td>Angelo Garofalo, ETH Zurich, Zurich, Switzerland</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Meeting Future Performance Demands Through Packaging</td>
</tr>
<tr>
<td></td>
<td>Bryan Black, Chipletz, Austin, TX</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>Co-Design of Programmable Hardware Accelerators and Compilers for Future Heterogeneous Computing Systems</td>
</tr>
<tr>
<td></td>
<td>Priyanka Raina, Stanford University, Stanford, CA</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Universal Chiplet Interconnect Express (UCle)™: An Open Industry-Standard Chiplet Interconnect for Next-Generation Systems on a Package</td>
</tr>
<tr>
<td></td>
<td>Debendra Das Sharma, Intel, Santa Clara, CA</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Memory Systems for AI Computers</td>
</tr>
<tr>
<td></td>
<td>Simon Knowles, Graphcore, Bristol, United Kingdom</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
Over the past decades, we have witnessed remarkable advances in wearable and implantable devices for diagnosing and treating a wide range of diseases and for vigilant healthcare monitoring. This forum will be a great venue to learn and discuss recent advances in system-level architectures, circuit techniques, and emerging technologies for various wearable and implantable applications. Presentations will include discussions of sensors, interface circuits, on-chip signal processing, powering, and communication for wearable and implantable devices.

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Sohmyung Ha, New York University Abu Dhabi, United Arab Emirates</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Biopotential Sensing in Consumer Wearables</td>
</tr>
<tr>
<td></td>
<td>Yun-Shiang Shu, MediaTek, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>Skin-Interfaced Wearable Electrochemical Biosensors</td>
</tr>
<tr>
<td></td>
<td>Wei Gao, California Institute of Technology, Pasadena, CA</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>Flexible and Integrated Power Sources for Wearable Devices</td>
</tr>
<tr>
<td></td>
<td>Ana Arias, University of California, Berkeley, CA</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>Secure and Efficient Internet of Bodies (IoB) using Body as a ‘Wire’</td>
</tr>
<tr>
<td></td>
<td>Shreyas Sen, Purdue University, West Lafayette, IN</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Hybrid Implantable Neural Systems: From Soft, Biomimetic Devices to Translational Interfaces</td>
</tr>
<tr>
<td></td>
<td>Stéphanie Lacour, EPFL, Lausanne, Switzerland</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>Bioelectronics - Where Technology Meets Biology</td>
</tr>
<tr>
<td></td>
<td>Refet Firat Yazicioglu, Galvani Bioelectronics, London, United Kingdom</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Towards Battery-Free Millimeter-Sized Bioelectronic Implants</td>
</tr>
<tr>
<td></td>
<td>Kaiyuan Yang, Rice University, Houston, TX</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Neuron-Inspired Wireless Telemetry for Implantable Neural Interfaces</td>
</tr>
<tr>
<td></td>
<td>Yao-Hong Liu, imec, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
EXECUTIVE COMMITTEE

CONFERENCE CHAIR
Eugenio Cantatore
Eindhoven University of Technology,
Eindhoven, The Netherlands

PAST CONFERENCE CHAIR
Kevin Zhang
Taiwan Semiconductor Manufacturing Company,
Hsinchu, Taiwan

SENIOR TECHNICAL ADVISOR
Anantha Chandrakasan
Massachusetts Institute of Technology,
Cambridge, MA

EXECUTIVE COMMITTEE SECRETARY
Makoto Nagata
Kobe University,
Kobe, Japan

PROGRAM CHAIR
Piet Wambacq
imec,
Heverlee, Belgium

PROGRAM VICE-CHAIR
Frank O’Mahony
Intel,
Hillsboro, OR

ITPC FAR-EAST REGIONAL CHAIR
Jun Deguchi
Kioxia,
Kawasaki, Japan

ITPC FAR-EAST REGIONAL VICE CHAIR
Man-Kay Law
University of Macau, Taipa,
Macau, China

ITPC EUROPEAN REGIONAL CHAIR
Bruce Rae
ST Microelectronics,
Edinburgh, United Kingdom

ITPC EUROPEAN REGIONAL VICE CHAIR
Matteo Bassi
Infineon Technologies,
Villach, Austria

DEMO SESSION CHAIR
Patrick Mercier
University of California, San Diego,
La Jolla, CA

SRP CHAIR
Jerald Yoo
National University of Singapore,
Singapore

ADCOM REPRESENTATIVE
Jan van der Spiegel
University of Pennsylvania,
Philadelphia, PA

DIRECTOR OF PUBLICATIONS
Laura Fujino
University of Toronto,
Toronto, Canada

PRESS LIAISON AND ARC CHAIR
Kenneth C. Smith
University of Toronto,
Toronto, Canada

PRESS COORDINATOR
Shahriar Mirabbasi
University of British Columbia,
Vancouver, Canada

EDUCATION CHAIR
Ali Sheikholeslami
University of Toronto,
Toronto, Canada

DIRECTOR OF OPERATIONS
Melissa Widerkehr
Widerkehr and Associates,
Lewes, DE

DIRECTOR OF FINANCE
John Weinmann
Rochester, NY

WEB SITE AND A/V CHAIR
Trudy Stetzler
Halliburton,
Houston, TX

STRATEGY ADVISORY GROUP CHAIR
Bram Nauta
University of Twente,
Enschede, The Netherlands

SOCIAL MEDIA CHAIR
Carolina Mora-Lopez
imec,
Leuven, Belgium

WIC REPRESENTATIVE
Kathy Wilcox
AMD,
Boxborough, MA
INTERNATIONAL TECHNICAL PROGRAM COMMITTEE

Technical Editors & Multi-Media Coordinator

Jason H. Anderson
University of Toronto, Toronto, Canada

Leonid Belostotski
The University of Calgary, Calgary, Canada

Dustin Dunwell
Alphawave IP, Toronto, Canada

Vincent Gaudet
University of Waterloo, Waterloo, Canada

Glenn Gulak
University of Toronto, Toronto, Canada

James W. Haslett
The University of Calgary, Calgary, Canada

Shahriar Mirabbasi
University of British Columbia, Vancouver, Canada

MULTI-MEDIA COORDINATOR
AND DIGEST EDITOR

David Halupka
StarIC, Toronto, Canada

Analog Subcommittee
Chair: Maurits Ortmanns
Institute of Microelectronics University of Ulm, Ulm, Germany

Ippei Akita
AIST, Tsukuba, Japan

Jens Anders
University of Stuttgart, Stuttgart, Germany

Marco Berkhout
Goodix Technology, Nijmegen, The Netherlands

Chinwuba Ezekwe
Robert Bosch, Sunnyvale, CA

Qinwen Fan
Delft University of Technology, Delft, The Netherlands

Danielle Griffith
Texas Instruments, Dallas, TX

Drew Hall
University of California, San Diego, La Jolla, CA

Minkyu Je
KAIST, Daejeon, Korea

Man-Kay Law
University of Macau, Taipa, Macau, China

Viola Schaffer
Texas Instruments, Freising, Germany

Shon-Hang Wen
MediaTek, Hsinchu, Taiwan

Jiawei Xu
Fudan University, Shanghai, China

Data Converters Subcommittee
Chair: Jan Westra
Broadcom, Bunnik, The Netherlands

Ahmed Ali
Apple, Oak Ridge, NC

Yun Chiu
University of Texas at Dallas, Richardson, TX

Ping Gui
Southern Methodist University, Dallas, TX

John Keane
Keysight Technologies, Santa Clara, CA

Jongwoo Lee
Samsung Electronics, Hwasung, Korea

Ying-Zu Lin
Mediatek, Hsinchu, Taiwan

Nima Maghari
University of Florida, Gainesville, FL

Dominique Morche
Département Architecture Conception et Logiciel Embaqué (DACLE), CEA-Leti, Grenoble, France

Shahrzad Naraghi
Legato Logic, San Jose, CA

Nan Sun
Tsinghua University, Beijing, China

Yan Zhu
University of Macau Avenida da Universidade, Taipa, Macau, China
Machine Learning Subcommittee
Chair: SukHwan Lim
Samsung Electronics, Hwaseong, Korea

Luca Benini
ETHZ and UNIBO, Zurich, Switzerland

Jun Deguchi
Kioxia Corporation, Kawasaki, Japan

Yongpan Liu
Tsinghua University, Beijing, China

Soojung Ryu
SAPEON Korea, Seongnam, Korea

Jae-sun Seo
Arizona State University, Tempe, AZ

Sophia Shao
UC Berkeley, Berkeley, CA

Kea-Tiong (Samuel) Tang
National Tsing Hua University, Hsinchu, Taiwan

Rangharajan Venkatesan
NVIDIA Corporation, Santa Clara, CA

Marian Verhelst
KU Leuven, Heverlee, Belgium

Memory Subcommittee
Chair: Meng-Fan Chang
National Tsing Hua University, Hsinchu, Taiwan

Ru Huang
Peking University, Beijing, China

Takashi Ito
Renesas, Tokyo, Japan

Eric Karl
Intel, Portland, OR

Dongkyun Kim
SK hynix, Icheon, Korea

Hye-Ran Kim
Samsung Electronics, Hwaseong, Korea

Kyu-Hyun (KH) Kim
IBM T. J. Watson, Yorktown Heights, NY

Seung-Jae Lee
Samsung, Hwaseong, Korea

Violante Moschiano
Intel Italia SPA, Rome, Italy

Bor-Doou Rong
Etron, Hsinchu, Taiwan

Hidehiro Shiga
KIOXIA, Yokohama, Japan

Eric Wang
TSMC, Hsinchu, Taiwan

Power Management Subcommittee
Chair: Bernhard Wicht
University of Hannover, Hannover, Germany

Patrik Arno
ST Microelectronics, Sassenage, France

Saurav Bandyopadhyay
Texas Instruments, Dallas, TX

Ke-Horng Chen
National Chiao Tung University, Hsinchu, Taiwan

Min Chen
Innoscience America, Santa Clara, CA

Chan-Hong Chern
TSMC, Hsinchu, Taiwan

Liang Geng
Xi’an Jiaotong University, Xi’an, China

Kuo-Chun Hsu
MediaTek, Hsinchu, Taiwan

Harish Krishnamurthy
Intel, Hillsboro, OR

Xun Liu
The Chinese University of Hong Kong, Shenzhen, China

Yan Lu
University of Macau, Taipa, Macao, China

Kousuke Miyaji
Shinshu University, Nagano, Japan

Jiseon Paek
Pusan National University, Pusan, Korea

Robert Pilawa
University of California, Berkeley, Berkeley, CA

Gael Pillonnet
CEA-Leti, Grenoble, France

Frank Prämäßig
Infineon Technologies Austria, Villach, Austria

Jason Stauth
Dartmouth College, Hanover, NH

Chen-Kong Teh
Toshiba, Kawasaki, Japan

Chen-Kong Teh
Toshiba, Kawasaki, Japan

Xin Zhang
IBM T. J. Watson Research Center, Yorktown Heights, NY
RF Subcommittee
Chair: Jan Craninckx
imec, Leuven, Belgium

Shuhei Amakawa
Hiroshima University, Higashihiroshima, Japan

Masoud Babaie
Delft University of Technology, Delft, The Netherlands

Yves Baeyens
Nokia - Bell Labs, Murray Hill, NJ

James Buckwalter
University of California, Santa Barbara, Santa Barbara, CA

Dmytro Cherniak
Infineon Technologies, Villach, Austria

Jaehyouk Choi
KAIST, Daejeon, Korea

Wei Deng
Tsinghua University, Beijing, China

Jeremy Dunworth
Qualcomm Technologies, San Diego, CA

Ruonan Han
Massachusetts Institute of Technology, Cambridge, MA

Mona Hella
Rensselaer Polytechnic Institute, Troy, NY

Shuya Kishimoto
NEC, Kawasaki, Japan

Salvatore Levantino
Politecnico di Milano, Milano, Italy

Swaminathan Sankaran
Texas Instruments, Dallas, TX

Jeff Walling
Virginia Tech., Blacksburg, VA

Wanghua Wu
Samsung Semiconductor, San Jose, CA

Hongtao Xu
Fudan University, Shanghai, China

Jun Yin
University of Macau, Taipa, Macau, China

Conan Zhan
MediaTek, Hsinchu, Taiwan

TD Subcommittee
Chair: Ali Hajimiri
Caltech, Pasadena, CA

Firooz Aflatouni
University of Pennsylvania, Philadelphia, PA

Joseph Bardin
Google & UMass Amherst, Goleta, CA

Denis Daly
Apple, Wellesley, MA

Giorgio Ferrari
Politecnico di Milano, Milano, Italy

Shawn Shuo-Hung Hsu
National Tsing Hua University, Hsinchu, Taiwan

Noriyuki Miura
Osaka University, Osaka, Japan

Carolina Mora-Lopez
imec, Leuven, Belgium

Daniel H. Morris
Meta, Sunnyvale, CA

Munehiko Nagatani
NTT Corporation, Atsugi, Japan

Fabio Sebastiano
Delft University of Technology, Delft, The Netherlands

Kaushik Sengupta
Princeton University, Princeton, NJ

Sudip Shekhar
University of British Columbia, Vancouver, Canada

Guy Torfs
Ghent University, Gent, Belgium

Rabia Tugce Yazicigil
Boston University, Boston, MA

Milin Zhang
Tsinghua University, Beijing, China
Wireless Subcommittee
Chair: Chih-Ming Hung
MediaTek, Taipei, Taiwan

Matteo Bassi
Infineon Technologies, Villach, Austria

Venumadhav Bhagavatula
Samsung Semiconductor, San Jose, CA

Wu-Hsin Chen
Qualcomm, San Diego, CA

Vito Giannini
Uhnder, Austin, TX

Giuseppe Gramegna
imec, Leuven, Belgium

Jane Gu
University of California, Davis, Davis, CA

Hiroyuki Ito
Tokyo Institute of Technology, Yokohama, Japan

Nagendra Krishnapura
Indian Institute of Technology Madras, Chennai, India

Renzhi Liu
Intel, Hillsboro, OR

Byung-Wook Min
Yonsei University, Seoul, Korea

Jan Prummel
Renesas Electronics, ‘s-Hertogenbosch, The Netherlands

Negar Reiskarimian
Massachusetts Institute of Technology, Cambridge, MA

Bodhisatwa Sadhu
IBM T. J. Watson Research Center, Yorktown Heights, NY

Shahriar Shahramian
Nokia – Bell Labs, New Providence, NJ

Ho-Jin Song
Pohang University of Science and Technology, Pohang, Korea

David Wentzloff
University of Michigan, Everactive, Ann Arbor, MI

Ali Reza Zolfaghari
Broadcom, Irvine, CA

Wireline Subcommittee
Chair: Yohan Frans
AMD, San Jose, CA

Tamer Ali
Mediatek, Irvine, CA

Mike Shuo-Wei Chen
University of Southern California, Los Angeles, CA

Wei-Zen Chen
National Yang Ming Chiao Tung University, Hsinchu, Taiwan

Friedel Gerfers
Technische Universität Berlin, Berlin, Germany

Masum Hossain
University of Alberta, Edmonton, Canada

Kenny Hsieh
TSMC, Hsinchu, Taiwan

Byungsub Kim
Pohang University of Science and Technology, Pohang, Korea

Mozhgan Mansuri
Intel, Hillsboro, OR

Takashi Takemoto
Hitachi, Hokkaido University, Sapporo, Japan

Thomas Toifl
Cisco Systems, Wallisellen, Switzerland

Didem Turker Melek
Cadence Design Systems, San Jose, CA
ITPC EUROPEAN REGIONAL CHAIR
Bruce Rae
ST Microelectronics, Edinburgh, United Kingdom

ITPC EUROPEAN REGIONAL VICE CHAIR
Matteo Bassi
Infineon Technologies, Villach, Austria

ITPC EUROPEAN REGIONAL SECRETARY
Viola Schaffer
Texas Instruments, Freising, Germany

Jens Anders
University of Stuttgart, Stuttgart, Germany

Patrik Arno
ST Microelectronics, Sassenage, France

Masoud Babaie
Delft University of Technology, Delft, The Netherlands

Luca Benini
ETHZ and UNIBO, Zurich, Switzerland

Marco Berkhout
Goodix Technology, Nijmegen, The Netherlands

Dmytro Cherniak
Infineon Technologies, Villach, Austria

Jan Craninckx
imec, Leuven, Belgium

Shidhartha Das
Advanced Micro Devices, Cambridge, United Kingdom

Qinwen Fan
Delft University of Technology, Delft, The Netherlands

Giorgio Ferrari
Politecnico di Milano, Milano, Italy

Leonardo Gasparini
Fondazione Bruno Kessler, Trento, Italy

Friedel Gerfers
Technische Universität, Berlin, Germany

Giuseppe Gramegna
imec, Leuven, Belgium

Sohmyung Ha
New York University, New York University Abu Dhabi, Abu Dhabi, United Arab Emirates

Taekwang Jang
ETH Zurich, Zurich, Switzerland

Salvatore Levantino
Politecnico di Milano, Milano, Italy

Carolina Mora-Lopez
imec, Leuven, Belgium

Dominique Morche
Département Architecture Conception et Logiciel Embarqué (DACLE), CEA-Leti, Grenoble, France

Violante Moschiano
Intel Italia SPA, Rome, Italy

Maurits Ortmanns
University of Ulm, Ulm, Germany

Gael Pillonnet
CEA-Leti, Grenoble, France

Frank Pramaüing
Infineon Technologies Austria, Villach, Austria

Jan Prummel
Renesas Electronics, s-Hertogenbosch, The Netherlands

Fabio Sebastiano
Delft University of Technology, Delft, The Netherlands

Mahsa Shoaran
EPFL, Geneva, Switzerland

Thomas Toifl
Cisco Systems, Wallisellen, Switzerland

Yvain Thonnart
CEA-List, Grenoble, France

Guy Torfs
Ghent University, Gent, Belgium

Ingrid Verbawhede
KU Leuven, Leuven, Belgium

Marian Verhelst
KU Leuven, Heverlee, Belgium

Jan Westra
Broadcom, Bunnik, The Netherlands

Bernhard Wicht
University of Hannover, Hannover, Germany
Ippei Akita  
AIST, Tsukuba, Japan

Massimo Alioto  
National University of Singapore, Singapore

Shuhei Amakawa  
Hiroshima University, Higashihiroshima, Japan

Joonsung Bae  
Kangwon National University, Chuncheon, Korea

Meng-Fan Chang  
National Tsing Hua University, Hsinchu, Taiwan

Ke-Hornq Chen  
National Chiao Tung University, Hsinchu, Taiwan

Chan-Hong Chern  
TSMC, Hsinchu, Taiwan

Jun-Chau Chien  
National Taiwan University, Taipei, Taiwan

Wei Deng  
Tsinghua University, Beijing, China

Eric Jia-Wei Fang  
MediaTek, Hsinchu, Taiwan

Kazuki Fukuoka  
Renesas Electronics, Tokyo, Japan

Li Geng  
Xi’an Jiaotong University, Xi’an, China

Mutsumi Hamaguchi  
Sharp Corporation, Tenri, Nara, Japan

Kenny Hsieh  
TSMC, Hsinchu, Taiwan

Kuo-Chun Hsu  
MediaTek, Hsinchu, Taiwan

Shawn Shuo-Hung Hsu  
National Tsing Hua University, Hsinchu, Taiwan

Ru Huang  
Peking University, Beijing, China

Chih-Ming Hung  
MediaTek, Taipei, Taiwan

Hiroyuki Ito  
Tokyo Institute of Technology, Yokohama, Japan

Takashi Ito  
Renesas, Tokyo, Japan

Minkyu Je  
KAIST, Daejeon, Korea

Byungsuk Kim  
Pohang University of Science and Technology, Pohang, Korea

Dongkyun Kim  
SK hynix, Icheon, Korea

Hye-Ran Kim  
Samsung Electronics, Hwaseong, Korea

Ji-Hoon Kim  
Ewha Womans University, Seoul, Korea

Seong-Jin Kim  
Ulsan National Institute of Science and Technology, Ulsan, Korea

Shuya Kishimoto  
NEC, Kawasaki, Japan

Nagendra Krishnapura  
Indian Institute of Technology Madras, Chennai, India
<table>
<thead>
<tr>
<th>Name</th>
<th>Affiliation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Jongwoo Lee</td>
<td>Samsung Electronics, Hwasung, Korea</td>
</tr>
<tr>
<td>Junghyup Lee</td>
<td>DGIST, Daegu, Korea</td>
</tr>
<tr>
<td>Seung-Jae Lee</td>
<td>Samsung, Hwaseong, Korea</td>
</tr>
<tr>
<td>Ying-Zu Lin</td>
<td>Mediatek, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Xun Liu</td>
<td>The Chinese University of Hong Kong, Shenzhen, China</td>
</tr>
<tr>
<td>Yongpan Liu</td>
<td>Tsinghua University, Beijing, China</td>
</tr>
<tr>
<td>Yan Lu</td>
<td>University of Macau, Taipa, Macao</td>
</tr>
<tr>
<td>Byung-Wook Min</td>
<td>Yonsei University, Seoul, Korea</td>
</tr>
<tr>
<td>Noriyuki Miura</td>
<td>Osaka University, Osaka, Japan</td>
</tr>
<tr>
<td>Kousuke Miyaji</td>
<td>Shinshu University, Nagano, Japan</td>
</tr>
<tr>
<td>Munehiko Nagatani</td>
<td>NTT Corporation, Atsugi, Japan</td>
</tr>
<tr>
<td>Kazuko Nishimura</td>
<td>Panasonic Holdings, Moriguchi, Japan</td>
</tr>
<tr>
<td>Mijung Noh</td>
<td>Samsung Electronics, Hwaseong, Korea</td>
</tr>
<tr>
<td>Sugako Otani</td>
<td>Renesas Electronics, Tokyo, Japan</td>
</tr>
<tr>
<td>Jiseon Paek</td>
<td>Samsung Electronics, Cheonan, Korea</td>
</tr>
<tr>
<td>Rahul Rao</td>
<td>IBM India, Bangalore, India</td>
</tr>
<tr>
<td>Bor-Doou Rong</td>
<td>Etron, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Soojung Ryu</td>
<td>SAPEON Korea, Seongnam, Korea</td>
</tr>
<tr>
<td>Akihide Sai</td>
<td>Toshiba, Kawasaki, Japan</td>
</tr>
<tr>
<td>Masaki Sakakibara</td>
<td>Sony Semiconductor Solutions, Atsugi, Japan</td>
</tr>
<tr>
<td>Hidehiro Shiga</td>
<td>KIOXIA, Yokohama, Japan</td>
</tr>
<tr>
<td>Ho-Jin Song</td>
<td>Pohang University of Science and Technology, Pohang, Korea</td>
</tr>
<tr>
<td>Nan Sun</td>
<td>Tsinghua University, Beijing, China</td>
</tr>
<tr>
<td>Takashi Takemoto</td>
<td>Hitachi, Hokkaido University, Sapporo, Japan</td>
</tr>
<tr>
<td>Kea-Tiong (Samuel) Tang</td>
<td>National Tsing Hua University, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Chen-Kong Teh</td>
<td>Toshiba, Kawasaki, Japan</td>
</tr>
<tr>
<td>Eric Wang</td>
<td>TSMC, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Shon-Hang Wen</td>
<td>MediaTek, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Hongtao Xu</td>
<td>Fudan University, Shanghai, China</td>
</tr>
<tr>
<td>Jiawei Xu</td>
<td>Fudan University, Shanghai, China</td>
</tr>
<tr>
<td>Chia-Hsiang Yang</td>
<td>National Taiwan University, Taipei, Taiwan</td>
</tr>
<tr>
<td>Jerald Yoo</td>
<td>National University of Singapore, Singapore</td>
</tr>
<tr>
<td>Jun Yin</td>
<td>University of Macau, Taipa, Macau, China</td>
</tr>
<tr>
<td>Conan Zhan</td>
<td>MediaTek, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Yan Zhu</td>
<td>University of Macau Avenida da Universidade, Taipa, Macau, China</td>
</tr>
<tr>
<td>Milin Zhang</td>
<td>Tsinghua University, Beijing, China</td>
</tr>
</tbody>
</table>
HOW TO REGISTER FOR ISSCC

Online: This is the only way to register and will give you immediate email confirmation of your events. Go to the ISSCC website at www.isscc.org and select the link to the Registration website.

Payment Options: Immediate payment can be made online via credit card. Alternative payment options are available including payment by check. Payment must be made within 10 days to hold your registration. Registrations received without full payment will not be processed until payment is received at YesEvents. Please read the instructions on the Registration website.

COVID 19 PROTOCOLS

The health and safety of our conference attendees is our top priority. The ISSCC 2023 conference Organizing Committee remains vigilant in monitoring the COVID-19 pandemic. The conference will follow CDC and State of California guidelines. ISSCC is planned as an in-person event but it also has an online offering. We look forward to you joining us in San Francisco, CA. If you don’t feel comfortable participating in large gatherings, if your organization has travel restrictions, we encourage you to join us online.

MASKS, VACCINATION, SANITIZERS

All participants are encouraged to wear an approved face covering at all times while inside the venue and while attending ISSCC. Face coverings may be removed when actively eating, drinking, or giving a presentation during a session.

Currently, proof of vaccination is no longer required in meetings in San Francisco. We will be monitoring that regulation and the ISSCC website will be updated as regulations change.

Hand sanitizing lotion will be available throughout the hotel and at the Registration desk.

REGISTRATION DESK HOURS:

Saturday, February 18: 4:00 pm to 7:00 pm
Sunday, February 19: 7:00 am to 8:30 pm
Monday, February 20: 6:30 am to 3:00 pm
Tuesday, February 21: 8:00 am to 3:00 pm
Wednesday, February 22: 8:00 am to 3:00 pm
Thursday, February 23: 7:00 am to 2:00 pm

Students must present their Student ID at the Registration Desk to receive the student rates. Those registering at the IEEE Member rate must provide their IEEE Membership number.

Deadlines: The deadline for registering at the Early Registration rates is 12:00 Midnight EST Sunday January 8, 2023. After January 8th, and before 12:00 Midnight EST Monday January 23, 2023, registrations will be processed at the Late Registration rates. After January 23rd, you must register at the on-site rates. You are urged to register early to obtain the lowest rates and ensure your participation in all aspects of ISSCC.

Cancellations/Adjustments: Prior to 12:00 Midnight EST Monday January 23, 2023, conference registration can be cancelled. Fees paid will be refunded (less a processing fee of $75). Send an email to the registration contractor at ISSCCinfo@yesevents.com to cancel or make other adjustments.

No refunds will be made after 12:00 Midnight EST January 23, 2023. Paid registrants who do not attend the conference will have access to the on-demand material.

IEEE MEMBERSHIP SAVES ON ISSCC REGISTRATION

Take advantage of reduced ISSCC fees by joining the Solid-State Circuits Society today, or by using your IEEE membership number. If you’re an IEEE member and have forgotten your member number, simply phone IEEE at 1(800) 678-4333 and ask. IEEE membership staff will take about two minutes to look up your number for you. If you come to register on site without your membership card, you can phone IEEE then, too. Or you can request a membership number look-up by email by using the online form at: www.ieee.org/aboutUhelp/member_support.html. If you’re not an IEEE member, consider joining before you register to save on your fees. Join online at www.ieee.org/join any time and you’ll receive your membership number by email. If you join IEEE at the conference, you can also select a free Society membership. This offer is not available to existing IEEE members.
SSCS MEMBERSHIP - A VALUABLE PROFESSIONAL RESOURCE FOR YOUR CAREER GROWTH

Get Connected! Stay Current! Invest in your Career! Membership in the Solid-State Circuits Society offers you the chance to explore solutions within a global community of colleagues in our field. Membership extends to you the opportunity to grow and share your knowledge, hone your expertise, expand or specialize your network of colleagues, advance your career, and give back to the profession and your local community.

**SSCS MEMBERSHIP DELIVERS:**

- Networking with peers
- Tools for career growth
- Educational development
- Recognition for your achievements
- Leadership opportunities

We invite you to join or renew today to participate in exclusive educational events, access to leading research and best practice literature, and start your own career legacy by mentoring students and young professionals entering our field. It all starts with becoming a member of the Solid-State Circuits Society where you can:

- Connect with your Peers - valuable networking opportunities through our world-class conferences, publication offerings, social media extensions, and interactive educational opportunities.
- Keep up with the latest trends and cutting-edge developments in our industry - through our electronic newsletters, member magazine “Solid-State Circuits Magazine”, and our award winning “Journal of Solid State Circuits”.
- Access valuable career and educational tools - saving you both time and money with 24/7 access to our website and members-only professional development and educational material; Distinguished Lecturer Tours, Tutorials, and webinars by subject matter experts.
- Access publications and EBooks - discounted access to vast online document libraries of journals, standards, and conference papers offer you one-third of the world’s technical research to keep your knowledge current. Publications included in your SSCS membership are the “RFIC Virtual Journal” (RFVJ) and the “Journal on Exploratory Solid-State Computational Devices and Circuits” (JxCDC), Solid State Letters, and our newest Journal, the “Open Journal of Solid State Circuits” (OJ-SSC) an open access publication.

**SSCS MEMBERSHIP SAVES EVEN MORE ON ISSCC REGISTRATION**

This year, SSCS members will again receive an exclusive benefit of a $30 discount on the registration fee for ISSCC in addition to the IEEE discount. Also, the SSCS will again reward our members with a $10 Starbucks gift card when they attend the Conference as an SSCS member in good standing.

Join or renew your membership with IEEE’s Solid-State Circuits Society today at sscs.ieee.org - you will not want to miss out on the opportunities and benefits your membership will provide now and throughout your career.

**ITEMS INCLUDED IN REGISTRATION**

**Technical Sessions:** Registration includes admission to all technical and evening sessions starting Sunday evening and continuing throughout Monday, Tuesday and Wednesday. ISSCC does not offer partial conference registrations.

**Technical Book Display:** Several technical publishers will have collections of professional books and textbooks for sale during the Conference. The Book Display will be open on Monday from Noon to 7:00 pm; on Tuesday from 10:00 am to 7:00 pm; and on Wednesday from 10:00 am to 3:00 pm.

**Demonstration Sessions:** Hardware demonstrations will support selected papers on Monday and Tuesday evenings.

**Author Interviews:** Author Interviews will be held Monday, Tuesday and Wednesday evenings. Authors from each day’s papers will be available to discuss their work.

**Monday Social Hour:** Refreshments will be available starting at 5:15 pm.

**University Events:** Several universities are planning social events during the Conference. Check the University Events display at the conference for the list of universities, locations and times of these events.

**Publications:** Conference registration includes:

- **Papers Visuals:** The visuals from all papers presented will be available by download.
- **Demonstration Session Guidebook:** A descriptive guide to the Demonstration Session will be available by download.
- **Note:** Instructions will be provided for access to all downloads. Downloads will be available both during the Conference and for a limited time afterwards.
OPTIONAL EVENTS

Educational Events: Many educational events are available at ISSCC for an additional fee. There are twelve 90-minute Tutorials that will be available virtually, not in person at the conference, there is an in-person Q&A. The forums and Short Course will be live, in-person. There will be three all-day Forums on Sunday. There are four additional all-day Forums on Thursday as well as an all-day Short Course. The Forums and Short Course include breakfast, lunch and break refreshments. See the schedule for details of the topics and times.

OPTIONAL PUBLICATIONS

ISSCC 2023 Publications: The following ISSCC 2023 digital publications can be purchased in advance or on site:

- 2023 ISSCC Download USB: All of the downloads included in conference registration, (regular papers and presentations) (mailed in March)
- 2023 Tutorials USB: All of the 90 minute Tutorials (mailed in June).
- 2023 Short Course USB: (mailed in June).

The Short Course and Tutorial USBs contain audio and written English transcripts synchronized with the presentation visuals. In addition, the USBs contain a pdf file of the presentations and pdf files of key reference material.

Earlier ISSCC Publications: Selected publications from earlier conferences can be purchased. There are several ways to purchase this material:

- Items listed on the registration website can be purchased with registration and picked up at the conference.
- Visit the ISSCC Publications Desk. This desk is located in the registration area and has the same hours as conference registration. With payment by cash, check or credit card, you can purchase materials at this desk. See the posted list at the Conference for titles and prices.
- Visit the ISSCC website at www.isscc.org and click on the link “SHOP/Shop ISSCC/Shop Now” where you can order online or download an order form to mail, email or fax. For a small shipping fee, this material will be sent to you immediately and you will not have to wait until you attend the Conference to get it.

HOW TO MAKE HOTEL RESERVATIONS

Online: ISSCC participants are urged to make their hotel reservations at the San Francisco Marriott Marquis online. Go to the conference website and click on the Hotel Reservation link. Conference room rates are $306 for a single/double (per night plus tax). In addition, ISSCC attendees booked in the ISSCC group receive in-room Internet access for free. All online reservations require the use of a credit card. Online reservations are confirmed immediately. You should print the page containing your confirmation number and reservation details and bring it with you when you travel to ISSCC. Telephone: Call 877-622-3056 (US) or 415-896-1600 and ask for “Reservations.” When making your reservation, identify the group as ISSCC 2022 to get the group rate.

Hotel Deadline: Reservations must be received at the San Francisco Marriott Marquis no later than 5 pm Pacific Time January 29, 2023 to obtain the special ISSCC rates. A limited number of rooms are available at these rates. Once this limit is reached or after January 29th, the group rates may no longer be available and reservations will be filled at the best available rate. Changes: Before the hotel deadline, your reservation can be changed by calling the telephone numbers above. After the hotel deadline, call the Marriott Marquis at 415-896-1600 (ask for “Reservations”). Have your hotel confirmation number ready.

IEEE NON-DISCRIMINATION POLICY

IEEE is committed to the principle that all persons shall have equal access to programs, facilities, services, and employment without regard to personal characteristics not related to ability, performance, or qualifications as determined by IEEE policy and/or applicable laws.
CONFERENCE INFORMATION

Program-Committee Chair: Piet Wambacq
Program-Committee Vice-Chair: Frank O’Mahony
Conference Chair: Eugenio Cantatore

SUBCOMMITTEE CHAIRS

Analog: Maurits Ortmanns
Data Converters: Jan Westra
Digital Architectures & Systems: Thomas Burd
Digital Circuits: Keith Bowman
Imagers, MEMS, Medical & Displays: Rikky Muller
Machine Learning & AI: SukHwan Lim
Memory: Meng-Fan Chang
Power Management: Bernhard Wicht
RF: Jan Craininckx
Technology Directions: Ali Hajimiri
Wireless: Chih-Ming Hung
Wireline: Yohan Frans

Program-Committee Chair: Piet Wambacq
Program-Committee Vice-Chair: Frank O’Mahony
Conference Chair: Eugenio Cantatore

EVENT PHOTOGRAPHY

Attendance at, or participation in, this conference constitutes consent to the use and distribution by IEEE of the attendee’s image or voice for informational, publicity, promotional and/or reporting purposes in print or electronic communications media. Video or audio recording by participants or other attendees during any portion of the conference is not allowed without special prior written permission of IEEE.

TAKING PICTURES, VIDEOS OR AUDIO RECORDINGS DURING ANY OF THE SESSIONS IS NOT PERMITTED

REFERENCE INFORMATION

Conference Website: www.isscc.org
ISSCC Email: ISSCC@ieee.org
Registration questions: ISSCCinfo@yesevents.com
Hotel Information: San Francisco Marriott Marquis
780 Mission Street
San Francisco, CA 94103
Phone: 415-896-1600
Press Information: Kenneth C. Smith
University of Toronto
Email: lcfujino@aol.com
Phone: 416-418-3034
Registration: YesEvents
PO Box 3024
Westminster, MD 21158
Email: issccinfo@yesevents.com
Phone: 800-937-8728
Fax: 410-559-2236

Hotel Transportation

Visit the ISSCC website “Registration/Transportation from Airport” page for helpful travel information and links. You can get a map and driving directions from the hotel website at: www.marriott.com/hotels/travel/sfodt-san-francisco-marriott-marquis/

Next ISSCC Dates and Location:
ISSCC 2024 will be held on February 18-22, 2024 at the San Francisco Marriott Marquis Hotel.