2024 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE

FEBRUARY 18, 19, 20, 21, 22

CONFERENCE THEME:
ICS FOR A BETTER WORLD

SAN FRANCISCO MARRIOTT MARQUIS HOTEL

5-DAY PROGRAM

THURSDAY ALL-DAY
4 FORUMS:
• Analog Circuits; Intelligent Sensing
• Frequency Synthesis; Highly-Integrated Transceivers

NEW THIS YEAR!
Exhibition
Corporations & Research Institutions

10 TUTORIALS:
• Scalable Low-Power Amps; Digitally-Assisted Voltage; Circuit Design 2.5D/3D; Power Management; PLL Techniques; Circuits for Resilience Side Channel; CT ADCs; 3D Flash Memory; Domain-Specific Accelerators; Transceivers for Comm/Sensing

2 EVENING EVENTS:
• Graduate Student Research in Progress; Mentoring / Networking Session

SUNDAY ALL-DAY
2 FORUMS:
• Efficient Chiplets and Die-to-Die Communications; Energy-Efficient AI-Computing Systems for Large-Language Models

THUSDAY ALL-DAY
SHORT-COURSE:
• Machine Learning Hardware

2 EVENING EVENTS:
• Graduate Student Research in Progress; Mentoring / Networking Session
ISSCC VISION STATEMENT
The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts.

CONFERENCE TECHNICAL HIGHLIGHTS
On Sunday, February 18th, the day before the official opening of the Conference, ISSCC 2024 offers:

• A choice of 10 Tutorials, or
• A choice of 1 of 2 all-day Advanced-Circuit-Design Forums:
  “Efficient Chiplets and Die-to-Die Communications”

The 90-minute tutorials offer background information and a review of the basics in specific circuit- and system-design topics. In the all-day Advanced-Circuit-Design Forums, leading experts present state-of-the-art design strategies in a workshop-like format. The Forums are targeted at designers experienced in the technical field.

On Sunday, February 18th, there are two events: “Mentoring Session / Networking Bingo” will be offered starting at 4:00 pm. In addition, the Student-Research Preview, featuring ninety-second introductory presentations followed by a poster session from selected graduate-student researchers from around the world will begin at 8:00 pm. The SRP will start with an inspirational lecture by Dr. Ian Young (Intel).

On Monday, February 19th, ISSCC 2024 at 8:30 am offers four plenary papers on the theme: “ICs for a Better World”. On Monday at 1:30 pm, there are five parallel technical sessions, followed by a Social Hour at 5:30 pm open to all ISSCC attendees. The Social Hour, held in conjunction with Book Displays and Author Interviews, will also include a Demonstration Session, featuring posters and live demonstrations of selected papers: “Career Trajectories: Sharing our Paths to Success”; and “Mixed Foundry Chiplets? Opportunities and Challenges”.

On Tuesday, February 20th, there are five parallel technical sessions, both morning and afternoon. Book Displays and Author Interviews will be accompanied by a second Demonstration Session. Tuesday evening includes two events, entitled: “Generative AI for Chip Design” and “The Legacy of Gordon Moore”.

On Wednesday, February 21st, there will be five parallel technical sessions, both morning and afternoon, followed by Author Interviews.

On Thursday, February 22nd, ISSCC offers a choice of five all-day events:

• A Short Course entitled:
  “Machine Learning Hardware: Considerations and Accelerator Approaches”
• Four Advanced-Circuit-Design Forums entitled:
  “Intelligent Sensing”
  “Recent Developments in High-Performance Frequency Synthesis Circuits and Systems”
  “Toward Next Generation of Highly Integrated Electrical and Optical Transceivers”

This year, again, there is an option that allows an attendee to sample parts of all 5 Thursday offerings. Registration for educational events on Sunday and Thursday will be filled on a first-come first-served basis. Use of the ISSCC Web-Registration Site (http://www.isscc.org) is strongly encouraged. Registrants will be provided with immediate confirmation on registration for the Conference, Tutorials, Forums, and the Short Course.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>FORUMS</strong></td>
<td></td>
</tr>
<tr>
<td>F1 Efficient Chiplets and Die-to-Die Communications</td>
<td>10</td>
</tr>
<tr>
<td>F2 Energy-Efficient AI-Computing Systems for Large-Language Models</td>
<td>11</td>
</tr>
<tr>
<td><strong>EVENING EVENTS</strong></td>
<td></td>
</tr>
<tr>
<td>Mentoring Session/Networking Bingo Event</td>
<td>12</td>
</tr>
<tr>
<td>EE1 Student Research Preview: Short Presentations with Poster Session</td>
<td>12</td>
</tr>
<tr>
<td><strong>PAPER SESSIONS</strong></td>
<td></td>
</tr>
<tr>
<td>1 Plenary</td>
<td>13-14</td>
</tr>
<tr>
<td>2 Processors and Communication SoCs</td>
<td>15</td>
</tr>
<tr>
<td>3 Analog Techniques</td>
<td>16</td>
</tr>
<tr>
<td>4 High Performance Transceivers and Transmitters for Communication and Ranging</td>
<td>17</td>
</tr>
<tr>
<td>5 Wireless RF and mm-Wave Receiver Techniques</td>
<td>18</td>
</tr>
<tr>
<td>6 Imagers and Ultrasound</td>
<td>19</td>
</tr>
<tr>
<td>7 Ultra-High-Speed Wireline</td>
<td>20</td>
</tr>
<tr>
<td>8 Hybrid DC-DC Converters</td>
<td>25</td>
</tr>
<tr>
<td>9 Noise-Shaping and SAR ADCs</td>
<td>26</td>
</tr>
<tr>
<td>10 Frequency Synthesis</td>
<td>27</td>
</tr>
<tr>
<td>11 Industry Invited</td>
<td>28</td>
</tr>
<tr>
<td>12 Electromagnetic Interface ICs for Information and Power</td>
<td>29</td>
</tr>
<tr>
<td>13 High-Density Memory and Interfaces</td>
<td>30</td>
</tr>
<tr>
<td>14 Digital Techniques for System Adaptation, Power Management and Clocking</td>
<td>31</td>
</tr>
<tr>
<td>15 Embedded Memories &amp; Using Computing</td>
<td>32</td>
</tr>
<tr>
<td>16 Security: From Processors to Circuits</td>
<td>33</td>
</tr>
<tr>
<td>17 Emerging Sensing and Computing Technologies</td>
<td>34</td>
</tr>
<tr>
<td>18 High-Performance Optical Transceivers</td>
<td>35</td>
</tr>
<tr>
<td>19 RF to mm-Wave Oscillators and Multipliers</td>
<td>36</td>
</tr>
<tr>
<td><strong>Demonstration Session 1</strong></td>
<td>37</td>
</tr>
<tr>
<td>EE4 Generative AI for Chip Design</td>
<td>38</td>
</tr>
<tr>
<td>EE5 The Legacy of Gordon Moore</td>
<td>38</td>
</tr>
<tr>
<td><strong>PAPER SESSIONS</strong></td>
<td></td>
</tr>
<tr>
<td>EE1 Student Research Preview: Short Presentations with Poster Session</td>
<td>39</td>
</tr>
<tr>
<td>Conference Timetable</td>
<td>40-41</td>
</tr>
<tr>
<td><strong>PAPER SESSIONS</strong></td>
<td></td>
</tr>
<tr>
<td>21 Audio Amplifiers</td>
<td>42</td>
</tr>
<tr>
<td>22 High-Speed Analog-to-Digital Converters</td>
<td>43</td>
</tr>
<tr>
<td>23 Energy-Efficient Connectivity Radios</td>
<td>44</td>
</tr>
<tr>
<td>24 D-Band/Sub-THz Transmitters and Sensors</td>
<td>45</td>
</tr>
<tr>
<td>25 Invited: Innovations from Outside the (ISSCC's) Box</td>
<td>46</td>
</tr>
<tr>
<td>26 Display and User Interaction Technologies</td>
<td>47</td>
</tr>
<tr>
<td>27 Wireless Power</td>
<td>48</td>
</tr>
<tr>
<td>28 High-Density Power Management</td>
<td>49</td>
</tr>
<tr>
<td>29 ICs for Quantum Technologies</td>
<td>50</td>
</tr>
<tr>
<td>30 Domain-Specific Computing and Digital Accelerators</td>
<td>51</td>
</tr>
<tr>
<td>31 Power Converter Techniques</td>
<td>52</td>
</tr>
<tr>
<td>32 Power Amplification and Signal Generation</td>
<td>53</td>
</tr>
<tr>
<td>33 Intelligent Neural Interfaces and Sensing Systems</td>
<td>54</td>
</tr>
<tr>
<td>34 Compute-In-Memory</td>
<td>55</td>
</tr>
<tr>
<td><strong>SHORT COURSE</strong></td>
<td></td>
</tr>
<tr>
<td>SC Machine Learning Hardware</td>
<td>56-58</td>
</tr>
<tr>
<td>Considerations and Accelerator Approaches</td>
<td></td>
</tr>
<tr>
<td><strong>FORUMS</strong></td>
<td></td>
</tr>
<tr>
<td>F3 Digitally Enhanced Analog Circuits</td>
<td>59</td>
</tr>
<tr>
<td>F4 Intelligent Sensing</td>
<td>60</td>
</tr>
<tr>
<td>F5 Recent Developments in High-Performance Frequency</td>
<td>61</td>
</tr>
<tr>
<td>F6 Toward Next Generation of Highly Integrated Electrical and Optical Transceivers</td>
<td>62</td>
</tr>
<tr>
<td>Committees</td>
<td>63-73</td>
</tr>
<tr>
<td>Conference Information</td>
<td>74-78</td>
</tr>
<tr>
<td>Conference Space Layout</td>
<td>79</td>
</tr>
</tbody>
</table>
ISSCC 2024 offers the third edition of its Circuit Insights on Saturday, Feb. 17, 2024, 9:00am - 4:00pm PST. As in the past two years, this event is targeting 3rd- and 4th-year undergraduate students and starting graduate students in the area of circuit design but may be of interest to new circuit design engineers as well. The event will be held in person for a small audience of 50 students (by invitation only) at the ISSCC venue at the Marriott Hotel in San Francisco, and will be recorded for later release on the SSCS/ISSCC YouTube channel.

The event consists of four 60-minute talks on fundamentals of Circuit Design, each to be followed by a 15-minute Q&A Session, with a 1-hour networking lunch after the second talk.

### Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:30 AM</td>
<td>Coffee</td>
</tr>
</tbody>
</table>
| 9:00 AM | Opening Remarks
Ali Sheikholeslami, Circuit Insights Organizer/Moderator |
| 9:05 AM | Welcoming Remarks
Eugenio Cantatore, ISSCC Conference Chair
John Long, SSCS President |
| 9:15 AM | Fundamentals of Digital Circuit Design
Jan Rabaey, University of California, Berkeley, CA |
| 10:15 AM | Interactive Q & A                                                     |
| 10:30 AM | Break                                                                 |
| 10:45 AM | CMOS Circuits for Biomedical Applications
Carolina Mora-Lopez, imec, Leuven, Belgium |
| 11:45 AM | Interactive Q & A                                                     |
| 12:00 PM | Networking Lunch                                                      |
| 1:00 PM  | The Basics of Radio Frequency (RF) Circuits
Hossein Hashemi, University of Southern California, CA |
| 2:00 PM  | Interactive Q & A                                                     |
| 2:15 PM  | Break                                                                 |
| 2:30 PM  | The Basics of Silicon-Photonic Circuits
Sudip Shekhar, University of British Columbia, Canada |
| 3:30 PM  | Interactive Q & A                                                     |
| 3:45 PM  | Attendees Feedback/Quiz                                               |
| 4:00 PM  | Conclusion                                                            |
Dynamic amplifiers have received increasing interest in state-of-the-art systems due to their superior power efficiency and scalability with technology. They have, for example, found many applications in low-power ADCs as error/residue amplifiers or loop filters. This tutorial will introduce various types of dynamic and ring amplifiers. Their conventional structures and basic operational principles will be explained, and a diverse range of topologies, as well as corresponding design tradeoffs, will be described. The effects of PVT variations on their performance and design considerations will also be discussed. Through this tutorial, attendees will obtain a solid understanding of the basics of dynamic and ring amplifiers, including design choices, tradeoffs, and considerations, along with an overview of recent developments.

Minkyu Je received the B.S., M.S., and Ph.D. degrees from KAIST, Korea. He is now an Associate Professor in the School of Electrical Engineering at KAIST, Korea. His research areas are circuits for sensor interfaces, wireless communication, and power management, as well as microsystem integration. He is an editor of 1 book, an author of 6 book chapters, and has more than 300 peer-reviewed international conference and journal publications. He also has more than 50 patents issued or filed. He has served on the TPC for ISSCC, SOVC, and A-SSCC. He was a Distinguished Lecturer of the CASS.

8:30 AM
T2: Fundamentals of Digital and Digitally Assisted Linear Voltage Regulators
Arijit Raychowdhury
Georgia Institute of Technology, Atlanta, GA

Linear voltage regulators, including low-dropout (LDO) regulators, are a popular choice for on-die voltage regulation in SoC processors. Although analog LDOs have been used in supply-sensitive applications over the years, there has been a recent resurgence in research and development of all-digital and digitally assisted LDOs targeted for digital applications. In some of these topologies, traditional design metrics such as power-supply rejection or load regulation are often traded-off for higher energy efficiency and performance during large current and voltage transients, as well as a wide dynamic operating range. This tutorial introduces the fundamentals of all-digital and digitally assisted LDOs and then presents recent advances in circuit topologies. While highlighting the trade-offs between digital and analog LDOs, this presentation covers key metrics such as the transient response, current efficiency, dropout-voltage requirements, and stability via analysis of theoretical control models. Finally, this tutorial explores circuit topologies to unify voltage and clock frequency regulation, to allow designers to reduce voltage guardbands in digital circuits.

Arijit Raychowdhury is the Steve W. Chaddick School Chair in the School of Electrical and Computer Engineering (ECE) at Georgia Tech. He is currently the director of the Center for the Co-Design of Cognitive Systems (CoCoSys), a Joint University Microelectronics Program 2.0. Prior to joining Georgia Tech, Raychowdhury held research positions at Intel Corporation for six years and at Texas Instruments for one-and-a-half years. His research interests include low-power digital and mixed-signal circuit design, design of specialized accelerators, power converters, signal processors, and exploring the interactions of circuits with device technologies. He has published over 350 peer-reviewed articles. He and his students have over 16 best-paper awards and several research awards and fellowships. Raychowdhury is a Fellow of IEEE.
Chiplets and 2.5D/3D integration schemes allow performance and yield beyond monolithic approaches. This tutorial covers advanced packaging technologies and the new capabilities they enable. Circuit techniques suitable for side-by-side and stacked integration will be reviewed, including mitigation of inter-symbol-interferences, timing alignment between data and forwarded clocks, shielding against crosstalk, and integrity of power-delivery networks. An example system achieving throughput of 11Tb/s along one millimeter die edge is demonstrated.

Kenny Hsieh is deputy director in TSMC’s Design-Technology-Platform organization (DTP) in Hsinchu, Taiwan, where he leads groups responsible for mixed-signal and RF solutions. He joined TSMC in 2013 after working in SerDes design teams at LSI (now Broadcom) and Xilinx (now AMD) in California, USA, for about 15 years in total. Prior to those experiences, Kenny designed SRAM and DRAM. He is now serving on the wireline subcommittee of ISSCC.

Power management systems are partitioned across fine-grained power domains to meet low-power requirements and efficient power-distribution requirements. This tutorial provides an overview of the power-management systems for scalable power domains in modern microcontrollers, including the standby controller subsystem, system startup, power- and clock-generation infrastructure, component monitoring, and power-management integrated-circuit (PMIC) interface. Additionally, concepts are presented to ensure reliable system start-up behavior under demanding power-sequencing conditions.

Frank Praemassing received the Dipl.-Ing. degree in electrical engineering from the University of Bochum, Germany, in 1998. He then continued his PhD studies at the University of Duisburg-Essen and graduated in 2004. Since 2003 he has worked at Infineon in the field of on-chip voltage regulators for MCUs. He is currently Distinguished Engineer with a focus on system resources, which include power- and clock-management, standby controllers, and system-mode management. He is also involved in innovating R&D methodology, particularly in the area of power and signal integrity for mixed-signal analog IP at the SoC and package level.
10:30 AM

T5: Calibration Techniques in PLLs
Salvatore Levantino
Politecnico di Milano, Milano, Italy

Digitally assisted PLLs have become the mainstream solution to design lower jitter and more agile clock generators in modern CMOS processes. In this tutorial, after introducing the basics of adaptive filtering, we describe some of the calibration techniques for low-jitter fast-switching frequency synthesizers. These include techniques to correct for digital-time-converter (DTC) gain errors and nonlinearity, to calibrate loop bandwidth, and to speed up lock transients. The tutorial will discuss the issues in the practical implementation of the different approaches and present some state-of-the-art examples.

Salvatore Levantino is a professor at Politecnico di Milano, Italy. He co-authored the textbook Integrated Frequency Synthesizers for Wireless Systems, Cambridge University Press, 2007. He is a member of the TPC of the ISSCC and ESSCIRC. He was an IEEE Distinguished Lecturer for the Solid-State Circuits Society in 2018 and 2019, served on the Steering Committee and the TPC for the IEEE RFIC Symposium from 2012 to 2018, as Guest Editor for the IEEE JSSC in 2016, and as an Associate Editor for IEEE TCAS-I in 2014 and 2015 and IEEE TCAS-II in 2012 and 2013.

10:30 AM

T6: Recent Circuit Advances for Resilience to Side-Channel Attacks
Shreyas Sen
Purdue University, West Lafayette, IN

Computationally secure cryptographic algorithms, when implemented on physical hardware, leak correlated physical signatures (e.g. power supply current, electromagnetic radiation, acoustic, thermal) which could be utilized to break the crypto engine. Physical-layer countermeasures, guided by understanding of the physical leakage, including circuit-level and layout-level countermeasures promise strong resilience by reducing the physical leakage at the source of the leakage itself. The past decade has seen significant advancements in circuit-level countermeasures, advancing resilience to side-channel attacks. In this tutorial, we will cover the fundamentals of the leakages and how each countermeasure increases resilience, by diving into the working mechanism of each and comparing the pros and cons of these techniques. The tutorial concludes by highlighting the open problems and future needs of this field.

Shreyas Sen is an Elmore Associate Professor of ECE & BME, Purdue University and the Founder and CTO of Ixana. His current research interests span mixed-signal circuits/systems and electromagnetics for the Internet of Bodies (IoB) and Hardware Security. He has authored/co-authored 3 book chapters, over 200 journal and conference papers and has 20 patents granted/pending. Dr. Sen serves as the Director of the Center for Internet of Bodies (C-IoB) at Purdue. His work has been covered by 250+ news releases worldwide, including invited appearances on TEDx Indianapolis, multiple Television shows (CNBC, NASDAQ live) and podcasts. Dr. Sen is a recipient of the 2018 MIT TR35 India Award, 2022 Georgia Tech 40 Under 40 Award, NSF CAREER Award 2020, AFOSR Young Investigator Award 2016, NSF CISE CRII Award 2017, Intel Outstanding Researcher Award 2020, Google Faculty Research Award 2017, Purdue CoE Early Career Research Award 2021, Intel Labs Quality Award 2012 for industry-wide impact on USB-C type, Intel Ph.D. Fellowship 2010, IEEE Microwave Fellowship 2008, GSRC Margarida Jacome Best Research Award 2007, and nine best paper awards including IEEE CICC 2019, 2021 and in IEEE HOST from 2017 to 2020, for four consecutive years. Dr. Sen’s work was chosen as one of the top-10 papers in the Hardware Security field (TopPicks 2019). He serves/has served as an Associate Editor for IEEE Solid-State Circuits Letters (SSC-L), Nature Scientific Reports, Frontiers in Electronics, IEEE Design & Test, and as a TPC member of ISSCC, CICC, CCS, DAC, IMS, DATE, ISLPED, ICCAD, among others. Dr. Sen is a Senior Member of IEEE.
1:30 PM

T7: Fundamentals of Continuous-Time ADCs
Shanthi Pavan
IIT Madras, Chennai, India

This tutorial provides a comprehensive overview of continuous-time analog-to-digital converters (ADCs), with a focus on the principles and architectures behind these devices. We start with an introduction to the basics of sampling and quantization, before delving into the operation of continuous-time ADCs. We cover various architectures, including continuous-time pipeline ADCs and continuous-time multistage noise-shaping (MASH) converters, and explain the trade-offs and design considerations for each. The tutorial provides intuitive explanations of the underlying principles, making it accessible to beginners while also providing valuable insights for more experienced designers. By the end of this tutorial, participants will have a solid understanding of continuous-time ADCs and their underlying principles.

Shanthi Pavan is the Alexander Chair Professor of Electrical Engineering at the Indian Institute of Technology, Madras. He is co-author of “Understanding Delta-Sigma Modulators (second edition)” which received the Outstanding Professional Book Award from IEEE Press in 2020. Shanthi has received numerous awards for his work, including the Outstanding Forum Presenter at ISSCC 2021. He serves on the Technical Program Committee (TPC) of ISSCC and on the editorial boards of the IEEE Journal of Solid-State Circuits and Solid-State Circuits Letters. He is a Fellow of the IEEE.

1:30 PM

T8: 3D Flash Memory from Technology to the System: Past, Present and Future Developments
Violante Moschiano
Intel, Rome, Italy

Meeting the increasing demand for non-volatile memory in a range of critical applications has required improving memory cost, performance, and power consumption. Moving from 2D to 3D NAND has become critical for meeting these requirements. Substantial density increase is enabled by wafer-level stacking of more than 300 layers and by multi-level cells via threshold-voltage scaling, with up to 5bits/cell. But, such stacking and threshold-voltage control introduce sensitivities to reliability and variations, which impact overall system performance and must be managed with smart circuit design. This tutorial covers the fundamentals of 3D NAND flash, describing the main blocks and major design approaches that have led to the most recent innovations in the field. The tutorial goes on to describe tradeoffs between the components that impact system operation, with intuition on how component-level metrics (t_{read}, t_{prog}, trigger rate) translate to system requirements (MB/s, IOPS, QoS). The tutorial concludes by overviewing and introducing future trends in flash memory to provide perspectives on the evolution of NAND over the next decade.

Violante Moschiano is a Senior Director and Senior Principal Design Engineer at Intel. He received a master's degree in electronic engineering from the University of Naples “Federico II” (Italy) in 2003. In 2004, he joined Micron Technology (Avezzano, Italy), where he spent 18 years involved in NAND flash memory, contributing to the development of important innovation in the field. Violante has authored over 300 U.S. Patents and Applications, and has published papers in key IEEE conferences. He has served on the ISSCC ITPC in the memory subcommittee since 2020.
T9: Domain-Specific Accelerators: From Hardware to Systems
Sophia Shao
UC Berkeley, Berkeley, CA

Domain-specific accelerators have become a key component in today's systems-on-chip (SoCs) and systems-on-package (SoPs), driving active research and product development to build novel accelerators for emerging applications such as machine learning, robotics, cryptography, and many more. This tutorial will discuss challenges and opportunities for the next generation of domain-specific accelerators, with a special focus on system-level implications of designing, integrating, and scheduling of future heterogeneous platforms. Specifically, we will cover: hardware optimization for efficient accelerator design; state-of-the-art SoC integration protocols (AXI, TileLink, CXL); and runtime system design to dynamically manage accelerator and shared resources at the system level.

Sophia Shao is an Assistant Professor of EECS at UC Berkeley. Previously, she was a Senior Research Scientist at NVIDIA and received her Ph.D. degree in 2016 from Harvard University. Her research interests are in the area of computer hardware, with a special focus on domain-specific architecture, deep-learning accelerators, and design methodology. Her work has been awarded a Best Paper Award at MICRO'2019, a Best Paper Award at DAC'2021, a Best Paper Award at JSSC'2021, a Research Highlight of CACM (2021), Top Picks in Computer Architecture (2014), and two Honorable Mentions (2019).

T10: Fundamentals of Transceivers for Communication and Sensing
Giuseppe Gramegna
imec, Leuven, Belgium

Wireless communication and radar systems are ubiquitous, and integrating both together is an active recent area of research. This tutorial will cover the basics of wireless communication and FMCW/PMCW/OFDM radar, while adopting a unified language and approach to encompass both communication and sensing topics. The advantages and disadvantages of existing transceiver architectures and beamforming implementations for communication and sensing will be explained, while MIMO radar will be introduced and compared with a beamforming approach. A few building blocks common to communication and radar systems will be described. Finally, a communication implementation will be compared with several radar architectures to provide insights into the challenges of adding sensing functionality to a communication system.

Giuseppe Gramegna, MS (1993) and Ph.D (1996), started his career at imec and later worked on low-noise CMOS front-ends and GPS SoCs at STMicroelectronics until 2008. Following that, he held leadership positions at Nericex, CSR, and Samsung, where he led the development of fully integrated GPS and BT/WiFi chipsets until 2015. He then moved to Huawei, where he contributed to the design of 5G mm-wave Radios. In 2018, he joined RFS as R&D Director. Since 2021, he is at imec, focusing his research on phased-array communication and sensing architectures for 6G. Giuseppe has served on the Technical Program Committee (TPC) for IEEE ESSCIRC from 2005 to 2018 and the TPC for ISSCC (RF sub-committee) from 2017 to 2018. Since 2021, he has been serving on the ISSCC TPC (Wireless sub-committees). He has co-authored numerous papers and patents in the field of communication and sensing architectures.
Maturation of 2.xD/3D technologies has triggered a revolution in computing through chiplet-based heterogeneous integration of disparate process technologies and computing architectures. Beyond yield enhancement, the integration of general-purpose computing, domain-specific accelerators and cutting-edge memory technologies enables opportunities for substantial performance and energy-efficiency gains. System modularity drives a greater emphasis on standardized energy-efficient chip-to-chip communication necessitating cross-domain innovations across process technology, system architectures and transceiver design while guaranteeing link performance under adverse power delivery and thermal ambient conditions. This forum will feature expert technologists and architects who will describe the SotA and the future trends for technology, heterogeneous computing architectures and chip-to-chip communications, covering the whole spectrum of challenges from protocol definitions to emerging technologies, circuit design and test.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Advanced CMOS and Packaging Technology for Multi-Chiplet and Trillion Transistor 3DIC System-in-Package by 2030</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>The Packaging and Interconnect Requirements of the IC Industry’s Chiplet-Based Future</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>Do Chiplets Open the Space for Emerging Memory in the HPC System?</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>In-Memory Computing Chiplets for Future AI Accelerators</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Efficient Domain-Specific Compute with Chiplets</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>Innovations in Chiplet Interconnects, Protocols and the Path to Standardization</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Photonics for Die-to-Die Interconnects: Links and Optical I/O Chiplets</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Robust Circuit/Architecture Co-Design for Chiplet Integration</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
Energy-Efficient AI-Computing Systems for Large-Language Models

Organizers:  
Eric Karl, Intel, Portland, OR  
Jun-Seok Park, Samsung Electronics, Gyeonggi-do, Korea

Co-Organizers:  
Jae-sun Seo, Cornell Tech, New York, NY  
Yongpan Liu, Tsinghua University, Beijing, China

Champions:  
Vivek De, Intel, Hillsboro, OR  
Alicia Klinefelter, NVIDIA, Durham, NC

Large-language models (LLMs), such as ChatGPT and Bard, recently gained tremendous attention by demonstrating astonishing capabilities in recognizing, summarizing, translating, predicting, and generating text and other content based on extensive knowledge from massive datasets. As LLMs serve as a crucial tool for human-to-machine communication, these models are driving a paradigm shift in the capabilities and possibilities for AI computing. The enormous energy consumption for the LLM training and inference has emerged as the key limitation to future AI computing.

This forum presents the current and next generation circuits, architectures, and systems for high-performance computing (HPC) to address the energy-efficiency challenges associated with LLMs. This includes GPU and HPC systems, cloud server SoCs, accelerators, high-bandwidth access to storage, in-package high-bandwidth memory, and DRAM processing in memory. Furthermore, this forum explores LLM quantization techniques to enable next-generation mobile SoCs for LLM inference. This forum welcomes experts across industry and research organizations to present innovations to enable future energy-efficient AI-computing systems for LLMs.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td></td>
<td>Eric Karl, Intel, Portland, OR</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>A Brief History of Large Language Models…</td>
</tr>
<tr>
<td></td>
<td>and a glimpse into the future</td>
</tr>
<tr>
<td></td>
<td>Larry Heck, Georgia Tech, Atlanta, GA</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>LLM Training and Inference on GPU &amp; HPC Systems</td>
</tr>
<tr>
<td></td>
<td>Mohammad Shoeybi, NVIDIA, Santa Clara, CA</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>Cloud Processors for LLM Inference</td>
</tr>
<tr>
<td></td>
<td>Sailesh Kottapalli, Intel, Santa Clara, CA</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>LLMs Energy Problem (and what we can do about it)</td>
</tr>
<tr>
<td></td>
<td>Sushma Prasad, Google, Sunnyvale, CA</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Latency Processing Unit for Acceleration of Large-Language-</td>
</tr>
<tr>
<td></td>
<td>Model Inference</td>
</tr>
<tr>
<td></td>
<td>Joo-Young Kim, KAIST, Daejeon, Korea</td>
</tr>
<tr>
<td></td>
<td>HyperAccel, Gyeonggi-do, Korea</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>High-Bandwidth Memory and Processing-in-Memory in the Era of</td>
</tr>
<tr>
<td></td>
<td>Generative AI</td>
</tr>
<tr>
<td></td>
<td>Kyomin Sohn, Samsung, Hwaseong, Korea</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Quantizing LLMs for Efficient Inference at the Edge</td>
</tr>
<tr>
<td></td>
<td>Bram Verheof, Axelera, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Next-Generation Mobile Processors with Large-Language Models (LLMs)</td>
</tr>
<tr>
<td></td>
<td>and Large Multimodal Models (LMMs)</td>
</tr>
<tr>
<td></td>
<td>Bor-Sung Liang, MediaTek, Hsinchu City, Taiwan</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
**EVENING EVENT**

**Sunday, February 18th**

**Mentoring Session/Networking Bingo Event**
**Open to all Attendees**

4:00 - 6:00 PM

Women in Circuits (WiC) together with ISSCC will be holding a networking and mentoring session on Sunday afternoon. Distinguished panelists from the “Sharing Our Paths to Success” panel, WiC members, and other participants will play getting-to-know-you bingo to promote engagement between various members of the community. This will give participants the chance to network and mingle with people across a spectrum of seniority in the field in a casual setting. This event is open to all ISSCC attendees and the public.

---

**EE1:**

**Student Research Preview (SRP)**

8:00 PM

The Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP consists of 23 sixty-second presentations followed by a Poster Session, by graduate students from around the world, which have been selected on the basis of a short submission concerning their on-going research. Selection is based on the technical quality and innovation of the work. This year, the SRP will be presented in three theme sections: 1) 5G+, Satcom, Optical and Quantum Circuits, 2) Advances in Power, Data Conversion, and Frequency Synthesis Techniques, and 3) Cutting-edge Processing and Sensing Techniques.

The SRP will include an inspirational lecture by Dr. Ian Young (Intel). SRP begins at 8:00 pm on Sunday, February 18th. It is open to all ISSCC registrants.

---

**SRP ORGANIZING COMMITTEE**

**Co-Chair:**
Jerald Yoo, National University of Singapore, Singapore

**Co-Chair:**
Mondira (Mandy) Pant, Intel, MA

**Advisor:**
Anantha Chandrakasan, Massachusetts Institute of Technology, MA

**Advisor:**
Jan Van der Spiegel, University of Pennsylvania, Philadelphia, PA

**Media/Publications:**
Laura Fujino, University of Toronto, Toronto, Canada

**A/V:**
Trudy Stetzler, Halliburton, Houston, TX

---

**COMMUNITY MEMBERS**

Utsav Banerjee, IISC, India
Po-Hung Chen, National Chiao Tung University, Taiwan
Woo-Seok Choi, Seoul National University, Korea
Sijun Du, Delft University of Technology, The Netherlands
Antoine Frappe, University of Lille, France
Hao Gao, Eindhoven University of Technology, The Netherlands
Preet Garcha, Texas Instruments, TX
Minkyu Je, KAIST, Korea
Matthias Kuhl, University of Freiburg, Germany
Jaydeep Kulkarni, University of Texas at Austin, TX
Jiamin Li, Southern University of Science and Technology, China
Xilin Liu, University of Toronto, Toronto, Canada
Noriyuki Miura, Osaka University, Japan
Phillip Nadeau, Analog Devices, MA
Mondira Pant, Intel, MA
Negar Reiskarimian, Massachusetts Institute of Technology, MA
Chutham Sawigun, imec, Belgium
Atsushi Shirane, Tokyo Institute of Technology, Japan
Mahsa Shearan, EPFL, Switzerland
Yildiz Sinanigil, Apple, CA
Mahmut Sinanigil, Nvidia, CA
Filip Tavernier, KU Leuven, Belgium
Chia-Hsiang Yang, National Taiwan University, Taiwan
Lita Yang, Meta, CA
Rabia Tugce Yazicigil, Boston University, MA
Jerald Yoo, National University of Singapore, Singapore
Milin Zhang, Tsinghua University, China
Semiconductors are the foundation of today's digital economy and are powering innovations that will shape the trajectory of human history. This paper highlights the latest progress of the semiconductor industry to support a vast spectrum of applications that have forever changed our lives. It gives insight into the paths of continued advanced technology scaling, the essential role of design-technology co-optimization (DTCO), and how system-level integration will elevate system performance to new heights. The advancements of semiconductors will enable many new innovations in artificial intelligence (AI), high-performance computing (HPC), wireless connectivity, and autonomous driving. The paper also provides the trends of technologies ranging from low-power and edge AI devices to cloud-based computing. By harnessing the new capabilities of semiconductors, these innovations will greatly improve productivity, efficiency, safety, as well as sustainability. The semiconductor industry is indeed experiencing a “golden era” in spurring remarkable economic growth and unleashing innovations to create a better future for society.

Since its inception, Moore's Law has been the driving force for IC design. Although during the first decade, “everything” seemed to be better, however, we lost the scaling of processor clock speed and RF transistor speed, and now it looks as if power efficiency of digital gates will stall. What remains is scaling in transistor count and cost-per-function, thanks to 3D integration.

Thus, this is an excellent moment to reconsider how we design for analog and digital signal processing. The higher the required signal-to-noise ratio (SNR), the more power-efficient digital signal processing is compared to analog. Pure analog processing remains more efficient only for ~30dB SNR or less. In the case of digital processing, the conversion from analog to digital should therefore be made as early in the signal chain as possible. Thanks to the figure-of-merit race, analog-to-digital converters (ADCs) have experienced a tremendous win in power efficiency. However, these ADCs require a large input voltage swing while the input signals to be converted, from an antenna or sensor interface, are usually much smaller. Therefore, RF and analog front-ends are needed, which consume much more power than the ADCs to be driven.

ISSCC, SSCS, IEEE AWARD PRESENTATIONS 9:50 AM

BREAK 10:15 AM
1.3 Computing in the Era of Generative AI
Jonah Alben, Senior Vice President, GPU Engineering
NVIDIA

Generative AI has captured the imagination of users across multiple industries, and we have only begun to tap the potential of this amazing technology. GenAI applications can create text, computer code, protein sequences, images, video, rendered 3D graphics, music, with more generation types being constantly added. The combination of high compute demands, and the real-time requirements of many GenAI-based applications requires design thinking at data-center scale. This paper will cover the breadth of technology innovations, from circuits to silicon to software to data center, needed to enable today’s latest supercomputers for GenAI, and discuss our experiences applying GenAI to various business sectors.

1.4 Fueling Semiconductor Innovation and Entrepreneurship in the Next Decade
Lip-Bu Tan, Chairman of Walden International,
Founding Managing partner of Walden Catalyst Ventures,
Senior Advisor & former CEO Cadence Design

This paper provides a comprehensive overview of the future of semiconductor technology, focusing on the interplay between innovation and entrepreneurship. It is organized into sections that discuss the current state of the semiconductor industry, the role of entrepreneurship in driving innovation, and the potential future developments in this field. It highlights the virtuous cycle of innovation and entrepreneurship, where advancements in semiconductor technology fuel new business opportunities, which in turn drive further technological progress. This cycle is crucial for the creation of the next generation of intelligent electronic systems. The paper also explores the ‘stack’ of semiconductor technology, from materials and design to manufacturing and generative AI applications. It establishes that there are beneficial relationships between these different parts of the stack, with advancements in one area often enabling progress in others. This interconnectedness underscores the importance of a holistic approach to innovation in the semiconductor industry, where advancements in different parts of the stack can collectively drive the industry forward.

PRESENTATION TO PLENARY SPEAKERS

CONCLUSION

11:45 AM
11:50 AM
2.1 A 4nm 3.4GHz Tri-Gear Fully Out-of-Order ARMv9.2 CPU
Subsystem-Based 5G Mobile SoC
A. Varma¹, S. Gururajarao¹, H. Chen¹, T. Chen¹, G. Gammie¹, H. Mair², J-H. Yang³, H-H. Yu¹, S-C. Chang¹, L-A. Huang¹, K. Ramanathan¹, R. Halli¹, E. Ho¹, T-W. Huang¹, S-Y. Hsueh³, A. Thippana¹, E. Wang¹, S. Hwang³, H-H. Yu³, S-C. Chang³, C-H. Yang³, L-A. Huang³, K. Ramanathan¹, R. Halli¹, E. Ho¹, T-W. Huang¹, S-Y. Hsueh³, A. Thippana¹, E. Wang¹, S. Hwang³
¹MediaTek, Austin, TX; ²MediaTek, Dallas, TX; ³MediaTek, Hsinchu, Taiwan

2.2 “Zen 4c”: The AMD 5nm Area-Optimized x86-64 Microprocessor Core
T. Burd¹, S. Venkataraman*, W. Li*, T. Johnson¹, J. Lee¹, S. Velaga¹, M. Wasio¹, T. Yiu¹, F. Bodine¹, W. Li*, T. Johnson¹, J. Lee¹, S. Velaga¹, M. Wasio¹, T. Yiu¹, F. Bodine¹, W. Li*, T. Johnson¹, J. Lee¹, S. Velaga¹, M. Wasio¹, T. Yiu¹, F. Bodine¹
*Equally Credited Authors (ECAs)

2.3 Emerald Rapids: 5th-Generation Intel® Xeon® Scalable Processors
A. O. Munch¹, N. Nassif¹, C. L. Molnar¹, J. Crop², R. Gammack¹, C. P. Joshi³, G. Zelic¹, K. Munshi¹, M. Huang⁴, C. R. Morganti², S. Kandula¹, A. Biswas¹
¹Intel, Hudson, MA; ²Intel, Fort Collins, CO; ³Intel, Hillsboro, OR

2.4 ATOMUS: A 5nm 32TFLOPS/128TGFLOPS ML System-on-Chip for Latency

Break 3:10 PM
3:35 PM

2.5 A 28nm Physical-Based Ray-Tracing Rendering Processor for Photorealistic Augmented Reality with Inverse Rendering and Background Clustering for Mobile Devices
S. Guo¹, S. Sapatnekar⁴, J. Gu¹
¹Northwestern University, Evanston, IL; ²University of Minnesota, Minneapolis, MN

2.6 A 131mW 6.4Gb/s 256×32 Multi-User MIMO OTFS Detector for Next-Gen Communication Systems
T. Lee, T-Y. Chen, I-H. Liu, C-H. Yang, National Taiwan University, Taipei, Taiwan

4:25 PM

2.7 BayesBB: A 9.6Gb/s 1.61ms Configurable All-Message-Passing Baseband-Accelerator for B5G/6G Cell-Free Massive-MIMO in 40nm CMOS
Y. Zhang¹/², W. Zhou¹/², Y. Zhang¹/², H. Ji¹/², Y. Huang¹/², X. You¹/², C. Zhang¹/²
¹Southeast University, Nanjing, China; ²Purple Mountain Laboratories, Nanjing, China
*Equally Credited Authors (ECAs)

4:50 PM

2.8 A 21.9ns 15.7Gb/s/mm² (128, 15) BOSS FEC Decoder for 5G/6G URLLC Applications
D. Kann¹, S. Yoon¹, J. Choe¹, Z. Zhang¹, N. Lee¹, Y. Lee¹
¹Pohang University of Science and Technology, Pohang, Korea; ²University of Michigan, Ann Arbor, MI; ³Korea University, Seoul, Korea

Conclusion 5:15 PM
SESSION 3
Monday, February 19th, 1:30 PM

Analog Techniques

Session Chair: Jiawei Xu, Fudan University, Shanghai, China
Session Co-Chair: Jens Anders, University of Stuttgart, Stuttgart, Germany

1:30 PM
3.1 A PVT-Insensitive Sub-Ranging Current Reference Achieving 11.4ppm/°C from -20°C to 125°C
P. Park¹, J. Lee¹, S. Cho¹
¹Korea Advanced Institute of Science and Technology, Daejeon, Korea
²Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea

1:55 PM
3.2 A 0.028mm² 32MHz RC Frequency Reference in 0.18μm CMOS with ±900ppm Inaccuracy from −40°C to 125°C and ±1600ppm Inaccuracy After Accelerated Aging
S. Pan¹, Y. Cheng¹, G. Wu¹, Z. Wang¹, K. A. A. Makinwa², H. Wu¹
¹Tsinghua University, Beijing, China
²Delft University of Technology, Delft, The Netherlands

2:20 PM
3.3 A 0.5V 6.14μW Trimming-Free Single-XO Dual-Output Frequency Reference with [5.1nJ, 120μs] XO Startup and [8.1nJ, 200μs] Successive-Approximation-Based RTC Calibration
R. Luo¹, K-M. Lei¹, R. P. Martins¹,², P-I. Mak¹
¹University of Macau, Macau, China;
²University of Lisboa, Lisbon, Portugal

2:45 PM
3.4 A 14b 98Hz-to-5.9kHz 1.7-to-50.8μW BW/Power Scalable Sensor Interface with a Dynamic Bandgap Reference and an Untrimmed Gain Error of ±0.26% from -40°C to 125°C
Z. Tang², Y. Liu², P. Chen², H. Wang², X. Yu², K. A. A. Makinwa², N. N. Tan²
¹Vango Technologies, Hangzhou, China;
²Zhejiang University, Hangzhou, China

3:35 PM
3.5 A 4mW 45pT/√Hz Magnetoimpedance-Based ΔΣ Magnetometer with Background Gain Calibration and Short-Time CDS Techniques
I. Akita¹, S. Tatematsu²
¹AIST, Tsukuba, Japan;
²Aichi Steel, Tokai, Japan

4:00 PM
3.6 An Amplifier-Less CMOS Potentiostat IC Consuming 3.7nW Power all over 129.5dB Dynamic Range for Electrochemical Biosensing
M. A. Akram¹, A. Aberra¹, S-J. Kweon², S. Ha³
¹New York University Abu Dhabi, Abu Dhabi, United Arab Emirates
²The Catholic University of Korea, Bucheon, Korea
³New York University, New York, NY

4:25 PM
3.7 A β-Compensated NPN-Based Temperature Sensor with ±0.1°C (3σ) Inaccuracy from -55°C to 125°C and a 200J/K² Resolution FoM
N. G. Toth, K. A. A. Makinwa, Delft University of Technology, Delft, The Netherlands

4:50 PM
3.8 A 0.65V 900μm² BEoL RC-Based Temperature Sensor with ±1°C Inaccuracy from -25°C to 125°C
TSMC, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

5:05 PM
3.9 A 1.2V High-Voltage-Tolerant Bootstrapped Analog Sampler in 12-bit SAR ADC Using 3nm GAA's 0.7V Thin-Gate-Oxide Transistor
Samsung Electronics, Hwaseong, Korea

5:20 PM
3.10 A 0.69/0.58-PEF 1.6nW/24nW Capacitively Coupled Chopper Instrumentation Amplifier with an Input-Boosted First Stage in 22nm/180nm CMOS
X. Xu¹,², S. Ye¹,², Y. Luan¹, J. Gao¹, J. Li¹, J. Cui¹, H. Zhang¹, R. Huang¹, L. Shen¹, L. Ye¹,²
¹Peking University, Beijing, China
²Nano Core Chip Electronic Technology, Hangzhou, China
³Advanced Institute of Information Technology of Peking University, Hangzhou, China
*Equally Credited Authors (ECAs)

Conclusion 5:35 PM
High Performance Transceivers and Transmitters for Communication and Ranging

Session Chair: Alireza Zolfaghari, Broadcom, Laguna Hills, CA
Session Co-Chair: Yuanjin Zheng, Nanyang Technological University, Singapore, Singapore

1:30 PM

4.1 A 79.7μW Two-Transceiver Direct-RF 7.875GHz UWB Radar SoC in 40nm CMOS

N. Andersen¹, S. Bagga¹, J. A. Michaelsen¹, H. A. Hjortland¹, L. Leene¹, T. Skår¹,
E. Stenersen¹, D. T. Wisland²

¹Novelda, Oslo, Norway
²University of Oslo, Oslo, Norway

1:55 PM

4.2 A Tri-Band Dual-Concurrent Wi-Fi 802.11be Transceiver Achieving -46dB TX/RX EVM Floor at 7.1GHz for a 4K-QAM 320MHz Signal

J. Lee, J. Jang, W. Lee, B. Suh, H. Yoo, B. Park, J. Woo, J. Jang, I. Ryu, H. Han,
J. Kim, B. Kang, M. Kang, H. Kang, J. Kang, M. Lee, D. Lee, H. Son, S. Lee, S. Kim,
H. Park, S. Lee, J. Bae, H. Kim, J. Lee, S. Yoo

Samsung Electronics, Hwaseong, Korea

2:20 PM

4.3 A 43mm² Fully Integrated Legacy Cellular and 5G FR1 RF Transceiver with 24RX/3TX Supporting Inter-Band 7CA/5CA 4×4 MIMO with 1K-QAM

J. Bae, S. Lee, J. Lee, I. Jo, H. Kim, K. Yoon, T. Kim, J. Lee, M. Lee, J. Jeong,
S. Lee, T. Kim, S. Kim, G. Cho, D. Kim, S. Lee, P. Jang, E. Yang, J. Song, G. Park,
H. Lee, B. Han, J. Lee, J. Lee, S. Yoo

Samsung Electronics, Hwaseong, Korea

2:45 PM

4.4 A Highly-Integrated 6-Phase Cell-Reused Digital Transmitter Using 1/3 Duty-Cycle LO Signals for Harmonic Rejection

J. Li¹*, Z. Li¹*, Y. Yin¹, C. Yan¹, N. Qi², M. Liu¹, H. Xu¹

¹Fudan University, Shanghai, China
²Chinese Academy of Sciences, Beijing, China
*Equally Credited Authors (ECAs)

3:00 PM

4.5 A Reconfigurable, Multi-Channel Quantized-Analog Transmitter with <-35dB EVM and <-51dBc ACLR in 22nm FDSOI

J. Zhong¹, K. Vasilakopoulos¹, A. Liscidini²

¹University of Toronto, Toronto, Canada
²Analog Devices, Toronto, Canada

Break 3:15 PM
SESSION 5
Monday, February 19th, 3:35 PM

Wireless RF and mm-Wave Receiver Techniques

Session Chair: Wu-Hsin Chen, Qualcomm, San Diego, CA
Session Co-Chair: Ho-Jin Song, Pohang University of Science and Technology, Pohang, Korea

3:35 PM

5.1 A 5-to-16GHz Reconfigurable Quadrature Receiver with 50% Duty-Cycle LO and IQ-Leakage Suppression
H. Xu1,2, J. Bi1, T. Zou1, W. He1, Y. Zeng1, J. Gu1, Z. Jiao1, S. Liu1, Z. Zhu1, N. Yan1,2
1Fudan University, Shanghai, China
2Jiashan-Fudan Joint Research Institute, Jiaxing, China

4:00 PM

5.2 A 0.25-to-4GHz Harmonic-Resilient Receiver with Built-In HR at Antenna and BB Achieving +14/+16.5dBm 3rd/5th IB Harmonic B1dB
S. Araei, S. Mohin, N. Reiskarimian
Massachusetts Institute of Technology, Cambridge, MA

4:25 PM

5.3 A 0.072mm² 18-to-21GHz Non-Uniform Sub-Sampling Receiver with a Non-Uniform Discrete-Time FIR Filter Achieving 42dB Blocker Rejection in 28nm CMOS
M. Ayesh, S. Mahapatra, C. Yang, M-W. Chen
University of Southern California, Los Angeles, CA

4:50 PM

5.4 A 22.4-to-30.7GHz Phased-Array Receiver with Beam-Plottern Null-Steering and Beam-Tracking Techniques Achieving >30.2dB OTA-Tested Spatial Rejection
Y. Yu, B. Sun, M. Geng, C. Zhao, H. Liu, Y. Wu, J. Zhang, K. Kang
University of Electronic Science and Technology of China, Chengdu, China

5:15 PM

5.5 A Stacking Mixer-First Receiver Achieving >20dBm Adjacent-Channel IIP3 Consuming less than 25mW
S. van Zanten, R. van der Zee, B. Nauta
University of Twente, Enschede, The Netherlands

Conclusion 5:30 PM
Session Chair: Andreas Suess, OMNIVISION, San Jose, CA
Session Co-Chair: Masaki Sakakibara, Sony Semiconductor Solutions Corporation, Atsugi-shi, Kanagawa, Japan

| 1:30 PM | 6.1 | 12Mb/s 4×4 Ultrasound MIMO Relay with Wireless Power and Communication for Neural Interfaces | E. So, A. Arbabian, Stanford University, Stanford, CA |
| 2:20 PM | 6.3 | Imager with In-Sensor Event Detection and Morphological Transformations with 2.9pJ/pixel×frame Object Segmentation FOM for Always-On Surveillance in 40nm | J. Vohra, A. Gupta, M. Alioto, National University of Singapore, Singapore, Singapore |
| 2:45 PM | 6.4 | A Resonant High-Voltage Pulser for Battery-Powered Ultrasound Devices | I. Bellouki, N. Rozsa, Z-Y. Chang, Z. Chen, M. Tan, M. Pertjta |
| 3:00 PM | 6.5 | A 0.5°-Resolution Hybrid Dual-Band Ultrasound Imaging SoC for UAV Applications | J. Guo, Y. Tang, S. Chen, L. Wu, C-W. Tsai, Y. Huang, B. Lin, Y. Joo |
| 4:00 PM | 6.7 | A 160×120 Flash LiDAR Sensor with Fully Analog-Assisted In-Pixel Histogramming TDC Based on Self-Referenced SAR ADC | S-H. Han, S. Park, J-H. Chun, J. Choi, S-J. Kim |
| 4:50 PM | 6.9 | A 0.35V 0.367TOPS/W Image Sensor with 3-Layer Optical-Electronic Hybrid Convolutional Neural Network | X. Wang, Z. Huang, T. Liu, W. Shi, H. Chen, M. Zhang |
| 5:20 PM | 6.11 | A 320x240 CMOS LiDAR Sensor with 6-Transistor nMOS-Only SPAD Analog Front-End and Area-Efficient Priority Histogram Memory | M. Kim, H. Seo, S. Kim, S-J. Kim, J-H. Chun, S-J. Kim, J. Choi |

Conclusion 5:35 PM
SESSION 7
Monday, February 19th, 1:30 PM

Ultra-High-Speed Wireline

Session Chair: Didem Turker Melek, Cadence, San Jose, CA
Session Co-Chair: Masum Hossain, Carleton University, Ottawa, Canada

1:30 PM

7.1 A 2.69pJ/b 212Gb/s DSP-Based PAM-4 Transceiver for Optical Direct-Detect Application in 5nm FinFET
1Marvell, Santa Clara, CA; 2Marvell, Irvine, CA; 3Marvell, Ottawa, Canada
4Marvell, Singapore, Singapore; 5Marvell, Burnaby, Canada

1:55 PM

7.2 A 224Gb/s sub-pJ/b PAM-4 and PAM-6 DAC-Based Transmitter in 3nm FinFET
1Intel, Jerusalem, Israel; 2Intel, Bangalore, India; 3Intel, Hillsboro, OR
4Intel, San Jose, CA

2:20 PM

7.3 A 224Gb/s 3pJ/b 40dB Insertion Loss Transceiver in 3nm FinFET CMOS
1Synopsys, Ottawa, Canada; 2Synopsys, Mississauga, Canada
3Synopsys, Markham, Canada

2:45 PM

7.4 A 0.027mm^2 5.6-to-7.8GHz Ring-Oscillator-Based Ping-Pong Sampling PLL Scoring 220.3fs rms Jitter and −74.2dBc Reference Spur
Y. Huang, Y. Chen, Z. Yang, R. P. Martins 1, P-I. Mak
1University of Macau, Macau, China
2Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China
3Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

Break 3:10 PM

3:35 PM

7.5 A 224Gb/s/side Single-Ended PAM-4 Transceiver Front-End with 29dB Equalization for 800GbE/1.6TbE
1Southern University of Science and Technology, Shenzhen, China
2Fudan University, Shanghai, China

4:00 PM

7.6 A 112Gb/s/pin Single-Ended Crosstalk-Cancellation Transceiver with 31dB Loss Compensation in 28nm CMOS
L. Zhong*, H. Wu*, Y. Zhang*, X. Cheng, W. Wu, C. Wang, X. Luo, T. Fan, D. Xu, Q. Pan, Southern University of Science and Technology, Shenzhen, China
*Equally Credited Authors (ECAs)

4:25 PM

7.7 A 2.16pJ/b 112Gb/s PAM-4 Transceiver with Time-Interleaved 2b/3b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28nm CMOS
National Tsing Hua University, Hsinchu, Taiwan; *Equally Credited Authors (ECAs)

4:50 PM

7.8 A 69.3fs Ring-Based Sampling-PLL Achieving 6.8GHz-to-14GHz and −54.4dBc Spurs Under 50mV Supply Noise
University of Illinois, Urbana, IL

5:05 PM

7.9 An 8b 6-to-12GHz 0.18mW/GHz DC Modulated Ramp-Based Phase Interpolator in 65nm CMOS Process
S. Mohapatra, E. Afshar, Z. Zhou, D. Hoo, Washington State University, Pullman, WA

Conclusion 5:20 PM
This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 19th, and Tuesday February 20th, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2024, as noted by the symbol DS1.

2.4 ATOMUS: A 5nm 32TFLOPS/128TOPS ML System-on-Chip for Latency Critical Applications

2.7 BayesBB: A 9.6Gb/s 1.61ms Configurable All-Message-Passing Baseband-Accelerator for 85G/6G Cell-Free Massive-MIMO in 40nm CMOS

3.1 A PVT-insensitive Sub-Ranging Current Reference Achieving 11.4ppm/°C from -20°C to 125°C

3.3 A 0.5V 6.14W Trimming-Free Single-XO Dual-Output Frequency Reference with [5.1nJ, 120μs] XO Startup and [8.1nJ, 200μs] Successive-Approximation-Based RTC Calibration

4.1 A 79.7pW Two-Transceiver Direct-RF 7.875GHz UWB Radar SoC in 40nm CMOS

6.2 An Ultrasonic-Powering TX with a Global Charge-Redistribution Adiabatic Drive Achieving 69% Power Reduction and 53° Maximum Beam Steering Angle for Implantable Applications

6.5 A 0.5°-Resolution Hybrid Dual-Band Ultrasonic Imaging SoC for UAV Applications

6.11 A 320x240 CMOS LiDAR Sensor with 6-Transistor nMOS-Only SPAD Analog Front-End and Area-Efficient Priority Histogram Memory

7.2 A 224Gb/s sub-pJ/b PAM-4 and PAM-6 DAC-Based Transmitter in 3nm FinFET

7.3 A 224Gb/s 3pJ/b 40dB Insertion Loss Transceiver in 3nm FinFET CMOS

7.5 A 224Gb/s/wire Single-Ended PAM-4 Transceiver Front-End with 29dB Equalization for 800GbE/1.6TbE

7.7 A 2.16pJ/b 112Gb/s PAM-4 Transceiver with Time-Interleaved 2b/3b ADCs and Unbalanced Baud-Rate CDR for XSR Applications in 28nm CMOS

8.6 An Integrated Dual-side Series/Parallel Piezoelectric Resonator-Based 20-to-2.2V DC-DC Converter Achieving a 310% Loss Reduction

9.8 A 9.3nV/rtHz 20b 40MS/s 94.2dB DR Signal-Chain Friendly Precision SAR Converter

10.7 An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051% rms Frequency Error under a 2.3GHz Chirp Bandwidth, 2.3GHz/μs Slope, and 50ns Idle Time in 65nm CMOS

11.3 Metis AIPU: A 12nm 15TOPS/W 209.6TOPS SoC for Cost- and Energy-Efficient Inference at the Edge

11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm Chip

12.3 A Scalable and Instantaneously Bandwidth 5G/s RF Correlator Based on Charge Thresholding Achieving 8-bit ENOB and 152 TOPS/W Compute Efficiency

13.5 A 64Gb/s/pin PAM4 Single-Ended Transmitter with a Merged Pre-Emphasis Capacitive-Peaking Crosstalk Cancellation Scheme for Memory Interfaces in 28nm CMOS

14.2 Proactive Voltage Droop Mitigation Using Dual-Proportional-Derivative Control Based on Current and Voltage Prediction Applied to a Multicore Processor in 28nm CMOS

14.5 A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Hardware Power Management and Flexible NoC-Based Data Orchestration

14.8 KASP: A 96.8% 10-Keyword Accuracy and 1.68μJ/Classification Keyword Spotting and Speaker Verification Processor Using Adaptive Beamforming and Progressive Wake-Up

15.1 A 0.795fJ/b Physically-Unclonable-Function-Protected TCAM for a Software-Defined Networking Switch

16.2 A 28nm 69.4kOPS 4.4μJ/Op Versatile Post-Quantum Crypto-Processor Across Multiple Mathematical Problems

16.5 A Synthesizable Design-Agnostic Timing Fault Injection Monitor Covering 2MHz to 1.26GHz Clocks in 65nm CMOS

16.6 PACTOR: A Variation-Tolerant Probing-Attack Detector for a 2.5Gb/sx4-Channel Chip-to-Chip Interface in 28nm CMOS

16.7 Power and EM Side-Channel-Attack-Resilient AES-128 Core with Round-Aligned Globally-Synchronous-Locally-Asynchronous Operation Based on Tunable Replica Circuits

18.2 A 4x64Gb/s NRZ 1.3pJ/b Co-Packaged and Fiber-Terminated 4-Ch VCSEL-Based Optical Transmitter
Rising Stars 2024 Workshop

Organizers:  
Preet Garcha, TI, Dallas, TX  
Ulkuhan Guler, WPI, Worcester, MA

Co-Organizers:  
Sally Amin, Intel, Hillsboro, OR  
Dilara Caygara, BU, Boston, MA  
Vanessa Chen, CMU, Pittsburgh, PA  
Zeynep Deniz, IBM Research, Yorktown Heights, NY  
Najme Ebrahimi, University of Florida, Gainesville, FL  
Dina Eldamak, GUC, Cairo, Egypt  
Yasemin Engur, EPFL, Lausanne, Switzerland  
Soumya Gupta, OSU, Corvallis, OR  
Ping-Hsuan Hsieh, NTHU, Hsinchu, Taiwan  
Yaoyao Jia, UT Austin, Austin, TX  
Elpida Karapepera, University of Washington, Seattle, WA  
Kwantae Kim, ETH Zürich, Zürich, Switzerland  
Rabia Yazicigil Kirby, BU, Boston, MA  
Deeksha Lal, pSemi, Raleigh, NC  
Shalini Lal, pSemi, Raleigh, NC  
Fatemeh Marefat, Keysight Technologies, Santa Clara, CA  
Aishwarya Natarajan, Hewlett Packard Labs, Milpitas, CA  
Sirma Orguc, MIT, Cambridge, MA  
Negar Reiskarimian, MIT, Cambridge, MA  
Kamala R. Sadagopan, Qualcomm, San Diego, CA  
Farhana Sheikh, Intel, Hillsboro, OR  
Trudy Stetzler, Houston, TX  
Alice Wang, UTD, Richardson, TX  
Miaorong Wang, Tenstorrent, Cambridge, MA  
Kathy Wilcox, AMD, Boxborough, MA  
Wanghua Wu, Samsung Semiconductor, San Jose, CA

Advisors:  
Anantha Chandrakasan, MIT, Cambridge, MA  
Ingrid Verbauwhede, KU Leuven, Leuven, Belgium

The IEEE SSCS Women in Circuits, together with ISSCC, is sponsoring the “Rising Stars 2024 Workshop” for outstanding students and young professionals in Electrical Engineering and Computer Science. We will be selecting 24 bright minds from both academia and industry, with a holistic approach to diversity. The workshop includes a special dinner, keynote from IEEE Fellow Prof. Ingrid Verbauwhede, and a poster session with lightning talks.

Additionally, established members of academia and industry will talk about their unique journeys in a career panel: “Sharing our Paths to Success”, touching upon educational choices, research pursuits, skill development, networking, work-life balance, effective transitioning between academia and industry, and more. The panel is open to all ISSCC 2024 attendees and the public.

Panelists:  
Xiaolin Lu, TI, Dallas, TX  
Kofi Makinwa, TU Delft, Delft, Netherlands  
Kathleen Phillips, imec, Eindhoven, Belgium  
Heein Yoon, UNIST, Ulsan, Korea
This career panel event aims to provide a broader perspective on the potential career options available in academia and industry. The panelists will share their experiences, including the pivotal decisions they made, obstacles they encountered, and lessons they learned along the way. They will address critical topics such as educational choices, research pursuits, skill development, networking, work-life balance, and effective transitioning between academia and industry. Participants will gain a deeper understanding of the skills, qualifications, and experiences necessary to excel in each domain, enabling them to make more deliberate choices and develop effective career strategies.
One of the advantages of chiplets is the ability to integrate chiplets developed from different manufacturing processes to realize SoCs with optimal performance/$. An I/O chip, for instance, could be built by one foundry, the core processor could be built by another foundry, and then those chips could be put together on a package. With this, there’s potential for mixing and matching chiplets from different foundries. To make this happen, many challenges need to be overcome for the industry, including standardized interfaces between chiplets, verification of whole SoCs using chiplets made from different processes, design flows from multiple foundries, and reliability assurance, including thermal and electromagnetic interactions between chiplets. A mixed-foundry chiplet ecosystem will be crucial to facilitate productization of complex systems-on-chiplet.
SESSION 8  
Tuesday, February 20th, 8:00 AM

Hybrid DC-DC Converters

Session Chair:  
Xin Zhang, IBM T. J. Watson Research Center, Yorktown Heights, NY

Session Co-Chair:  
Lin Cheng, University of Science and Technology of China, Hefei, China

8:00 AM

8.1 A 94.5%-Peak-Efficiency 3.99W/mm²-Power-Density Single-Inductor Bipolar-Output Converter with a Concise PWM Control for AMOLED Displays  
J. Jin*, W. Xu**, L. Cheng**  
*University of Science and Technology of China, Hefei, China; **Hefei CLT Microelectronics, Hefei, China; *Equally Credited Authors (ECAs)

8:25 AM

8.2 A 96.9%-Peak-Efficiency Bilaterally-Symmetrical Hybrid Buck-Boost Converter Featuring Seamless Single-Mode Operation, Always-Reduced Inductor Current, and the Use of All CMOS Switches  
D-H. Kim, H-S. Kim, Korea Advanced Institute of Science and Technology, Daejeon, Korea

8:50 AM

8.3 A Li-ion-Battery-Input 1-to-6V-Output Bootstrap-Free Hybrid Buck-or-Boost Converter Without RHP Zero Achieving 97.3% Peak Efficiency 6μs Recovery Time and 1.13μs/V DVS Rate  
J. Ruan*, J. Jiang, C. Ding*, L. Cheng**, Y. Liu**  
*University of Science and Technology of China, Hefei, China; **Hefei CLT Microelectronics, Hefei, China

9:15 AM

8.4 A Fast-Transient 3-Fine-Level Buck-Boost Hybrid DC-DC Converter with Half-Voltage-Stress on All Switches and 98.2% Peak Efficiency  
S. Zhao*, C. Zhan**, Y. Lu**  
*University of Macau, Macau, China; **Southern University of Science and Technology, Shenzhen, China

9:30 AM

8.5 A 6nA Fully-Autonomous Triple-Input Hybrid-Inductor-Capacitor Multi-Output Power Management System with Multi-Rail Energy Sharing, All-Rail Cold Startup, and Adaptive Conversion Control for mm-Scale Distributed Systems  
X. Liu, A. Agrawal, A. Tanaka, B. Calhoun, University of Virginia, Charlottesville, VA

Break 9:45 AM

10:05 AM

8.6 An Integrated Dual-side Series/Parallel Piezoelectric Resonator-Based 20-to-2.2V DC-DC Converter Achieving a 310% Loss Reduction  
W-C. B. Liu*, G. Pillonnet**, P. P. Mercier***  
*University of California, San Diego, CA; **CEA-Leti, Grenoble, France

10:30 AM

8.7 A 92.7% Peak Efficiency 12V-to-60V Input to 1.2V Output Hybrid DC-DC Converter Based on a Series-Parallel-Connected Switched Capacitor  
*Sogang University, Seoul, Korea; **IXL Semicon, Seoul, Korea

10:55 AM

8.8 A 97.18% Peak-Efficiency Asymmetrically Implemented Dual-phase (AID) Converter with a full Voltage-Conversion Ratio (VCR) Between 0 and 1  
*Sogang University, Seoul, Korea; **Samsung Electronics, Seoul, Korea

11:20 AM

8.9 A 96.5% Peak Efficiency Duty-Independent DC-DC Step-Up Converter with Low Input-Level Voltage Stress and Mode-Adaptive Inductor Current Reduction  
*Korea University, Seoul, Korea; **Sogang University, Seoul, Korea; ***Samsung Electronics, Seoul, Korea

11:35 AM

8.10 A 5V-to-150V Input-Parallel Output-Series Hybrid DC-DC Boost Converter Achieving 76.4mW/mg Power Density and 80% Peak Efficiency  
*University of Macau, Macau, China; **Tsinghua University, Beijing, China

11:50 AM

8.11 A 48V-to-5V Buck Converter with Triple EMI Suppression Circuit Meeting CISPR 25 Automotive Standards  
*National Yang Ming Chiao Tung University, Hsinchu, Taiwan; **Chip-GaN Power Semiconductor, Hsinchu, Taiwan; ***Realtek Semiconductor, Hsinchu, Taiwan

Conclusion 12:05 PM

DS1
SESSION 9
Tuesday, February 20th, 8:00 AM

Noise-Shaping and SAR ADCs

Session Chair: Jongwoo Lee, Samsung Electronics, Hwaseong-si, Korea
Session Co-Chair: Hajime Shibata, Analog Devices, Toronto, Canada

8:00 AM
9.1 A 2mW 70.7dB SNDR 200MS/s Pipelined-SAR ADC with Continuous-Time SAR-Assisted Detect-and-Skip and Open-then-Close Correlated Level Shifting
S. Ye¹, L. Shen¹, J. Gao¹, J. Li¹, Z. Chen¹, X. Xu¹, J. Cui¹, H. Zhang², X. Zhang¹, L. Ye¹,², R. Huang¹
¹Peking University, Beijing, China
²Nano Core Chip Electronic Technology, Hangzhou, China
³Advanced Institute of Information Technology of Peking University, Hangzhou, China

8:25 AM
9.2 A 2.08mW 64.4dB SNDR 400MS/s 12b Pipelined-SAR ADC Using Mismatch and PVT Variation Tolerant Dynamically Biased Ring Amplifier in 8nm
Samsung Electronics, Hwaseong, Korea
*Equally Credited Authors (ECAs)

8:50 AM
9.3 A 71dB SNDR 200MHz BW Interleaved Pipe-SAR ADC with a Shared Residue Integrating Amplifier Achieving 173dB FoMs
X. He, M. Gu, H. Jiang, Y. Zhong, M. Sun, L. Jie, Tsinghua University, Beijing, China

9:15 AM
9.4 A 182.3dB FoM 50MS/s Pipelined-SAR ADC Using Cascode Capacitively Degenerated Dynamic Amplifier and MSB Pre-Conversion Technique
Z. Chen¹, L. Shen¹, S. Ye¹, J. Gao¹, J. Li¹, J. Cui¹, X. Xu¹, Y. Luan¹, H. Zhang², L. Ye¹,², R. Huang¹
¹Peking University, Beijing, China
²Nano Core Chip Electronic Technology, Hangzhou, China
³Advanced Institute of Information Technology of Peking University, Hangzhou, China

Break 9:40 AM

10:05 AM
9.5 A 118.5dBA DR 3.3mW Audio ADC with a Class-B Resistor DAC, Non-Overlap DEM and Continuous-Time Quantizer
A. Subramanian, T. Halder, L. V. Tripurari, A. Kannan
Texas Instruments, Bangalore, India

10:30 AM
9.6 A 6th-Order Quadrature CTDSM Using Double-OTA and Quadrature NSSAR with 171.3dB FoMs in 14nm
J. Lee, S-E. Cho, J. Lee, Y. Lim¹, S. Oh, J. Lee, S-U. Kwak
Samsung Electronics, Hwaseong, Korea

10:55 AM
9.7 A 94.3dB SNDR 184dB FoMs 4th-Order Noise-Shaping SAR ADC with Dynamic-Amplifier-Assisted Cascaded Integrator
K-C. Cheng¹, S-J. Chang¹, C-C. Chen¹, H.S. Hung²
¹National Cheng Kung University, Tainan, Taiwan; ²Upbeat Technology, Taipei, Taiwan

11:20 AM
9.8 A 9.3nV/rtHz 20b 40MS/s 94.2dB DR Signal-Chain Friendly Precision SAR Converter
R. Bodnar¹,², H. Kennedy¹, C. P. Hurrell¹, A. Ahmed³, M. Vickery³, L. Smithers³, W. Buckley³, M. Dutt³, P. Deliciaz³, D. Hummerston³, P. Czapor³
¹Analog Devices, Newbury, United Kingdom
²University of Southampton, Southampton, United Kingdom
³Analog Devices, Limerick, Ireland; ⁴now at Vodafone, Newbury, United Kingdom

11:45 AM
9.9 A 2.72fJ/conv 13b 2MS/s SAR ADC Using Dynamic Capacitive Comparator with Wide Input Common Mode
S. Lee, H. Kang, M. Lee
Gwangju Institute of Science and Technology, Gwangju, Korea

Conclusion 12:00 PM
SESSION 10 Tuesday, February 20th, 8:00 AM

Frequency Synthesis

Session Chair: Jun Yin, University of Macau, Taipa, Macau
Session Co-Chair: Yu-Li Hsueh, Mediatek, Hsinchu, Taiwan

8:00 AM

10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fs rms, Integrated Jitter and -254.2dB FoM
*Equally Credited Authors (ECAs)

8:25 AM

10.2 A 5.5ps-Calibration-Time, Low-Jitter, and Compact-Area Fractional-N Digital PLL Using the Recursive-Least-Squares (RLS) Algorithm
*Korea Advanced Institute of Science and Technology, Daejeon, Korea

8:50 AM

10.3 A 7GHz Digital PLL with Cascaded Fractional Divider and Pseudo-Differential DTC Achieving -62.1dBc Fractional Spur and 143.7fs Integrated Jitter
Tokyo Institute of Technology, Tokyo, Japan

9:15 AM

10.4 A 45.5fs-Integrated-Random-Jitter and -75dBc-Integer-Boundary-Spur BiCMOS Fractional-N PLL with Suppression of Fractional, Horn, and Wandering Spurs
M. F Kennedy**1, Y. Mazzaro**1, S. Tulis**, S. M. Scully5, N. McDermott**, J. Breslin**
1University College Dublin, Dublin, Ireland
2Microelectronic Circuits Centre Ireland, Dublin, Ireland
3Analog Devices, Limerick, Ireland

9:30 AM

10.5 A 76fs rms Jitter and -65dBc-Fractional-Spur Fractional-N Sampling PLL Using a Nonlinearity-Replication Technique
1Korea Advanced Institute of Science and Technology, Daejeon, Korea
2Seoul National University, Seoul, Korea; *Equally Credited Authors (ECAs)

10:05 AM

10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion
1Politecnico di Milano, Milan, Italy; 2Infineon Technologies, Villach, Austria
*Equally Credited Authors (ECAs)

10:30 AM

10.7 An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051% rms Frequency Error under a 2.3GHz Chirp Bandwidth, 2.3GHz/μs Slope, and 50ns Idle Time in 65nm CMOS
1Southeast University, Nanjing, China; 2Purple Mountain Laboratories, Nanjing, China
3Télécom SudParis, Paris, France; *Equally Credited Authors (ECAs)

10:55 AM

10.8 A 281GHz, −1.5dBm Output-Power CMOS Signal Source Adopting a 46fs rms Jitter D-Band Cascaded Subharmonically Injection-Locked Sub-Sampling PLL with a 274MHz Reference Frequency
B-T. Moon*, H-C. Park*, S-G. Lee*
1Korea Advanced Institute of Science and Technology, Daejeon, Korea

11:20 AM

10.9 A 23.2- to 26GHz Sub-Sampling PLL Achieving 48.3fs rms Jitter, −253.5dB FoM, and 0.55ps Locking Time Based on a Function-Reuse VCO-Buffer and a Type-I FLL with Rapid Phase Alignment
1University of Macau, Macau, China
2Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

Conclusion 11:45 AM
8:00 AM

11.1 AMD MI300 Modular Chiplet Platform – HPC and AI Accelerator for Exa-Class Systems
A. Smith1, E. Chapman1, C. Patel1, R. Swaminathan1, J. Wuu1, T. Huang1, W. Jung1, A. Kaganov2, H. McIntyre2, R. Mangaser2
1AMD, Austin, TX
2AMD, Fort Collins, CO
3AMD, Markham, Canada
4AMD, Santa Clara, CA
5AMD, Boxborough, MA

8:25 AM

11.2 A 3D Integrated Prototype System-on-Chip for Augmented Reality Applications Using Face-to-Face Wafer-Bonded 7nm Logic at <10μm Pitch with up to 40% Energy Reduction at Iso-Area Footprint
Meta, Sunnyvale, CA

8:50 AM

11.3 Metis AIPU: A 12nm 15TOPS/W 209.6TOPS SoC for Cost- and Energy-Efficient Inference at the Edge
Axelera AI, Eindhoven, The Netherlands

9:15 AM

11.4 IBM NorthPole: An Architecture for Neural Network Inference with a 12nm Chip
1IBM Research, Austin, TX
2IBM Research, San Jose, CA
3IBM Research, Yorktown, NY
4IBM Research, Tokyo, Japan

Break 9:40 AM
Electromagnetic Interface ICs for Information and Power

SESSION 12 Tuesday, February 20th, 10:05 AM

Session Chair: Alyosha Molnar, Cornell University, Ithaca, NY
Session Co-Chair: Noriuki Miura, Osaka University, Suita, Japan

10:05 AM

12.1 Monolithically Integrated Sub-63fJ/b 8-Channel 256Gb/s Optical Transmitter with Autonomous Wavelength Locking in 45nm CMOS SOI
K. Omirzakhov, F. Aflatouni
University of Pennsylvania, Philadelphia, PA

10:30 AM

12.2 A mm-Wave/Sub-THz Synthesizer-Free Coherent Receiver with Phase Reconstruction Through Mixed-Signal Kramer-Kronig Processing
Princeton University, Princeton, NJ
*Equally Credited Authors (ECAs)

10:55 AM

12.3 A Scalable and Instantaneously Wideband 5GS/s RF Correlator Based on Charge Thresholding Achieving 8-bit ENOB and 152 TOPS/W Compute Efficiency
K. Rashed1, A. Undavalli2, S. Chakrabartty2, A. Nagulu2, A. Natarajan1
1Oregon State University, Corvallis, OR
2Washington University, St. Louis, MO

11:20 AM

12.4 A 19µW 200Mb/s IoT Tag Demonstrating High-Definition Video Streaming via a Digital-Switch-Based Reconfigurable 16-QAM Backscatter Communication Technique
Y. Zhang, R. Luo, J. Xiong, S. Liang, M. Meng
Tongji University, Shanghai, China

11:35 AM

12.5 A Packageless Anti-Tampering Tag Utilizing Unclonable Sub-THz Wave Scattering at the Chip-Item Interface
E. Lee, X. Chen, M. Asthok, J. Won, A. Chandrakasan, R. Han
Massachusetts Institute of Technology, Cambridge, MA

11:50 AM

12.6 A 64.4% Efficiency 5.8GHz RF Wireless Power Transfer Receiver with GaAs E-pHEMT Rectifier and 45.2µs MPPT Time SIDITO Buck-Boost Converter Using VOC Prediction Scheme
K. Ichikawa1, T. Iwata1, S. Onishi1, T. Higuchi4, Y. Hirose2, N. Saka2, K. Itoh2, K. Miyaji2
1Shinshu University, Nagano, Japan
2Kanazawa Institute of Technology, Nonoichi, Japan

Conclusion 12:05 PM
1:30 PM

14.1 A Software-Assisted Peak Current Regulation Scheme to Improve Power-Limited Performance in a 5nm AI SoC


1IBM Research, Yorktown Heights, NY; 2IBM, Rochester, MN; 3IBM Research, Zurich, Switzerland
4IBM, Austin, TX; 5IBM, Poughkeepsie, NY; 6IBM Research, Lowell, MA
7IBM, Hursley, United Kingdom

1:55 PM

14.2 Proactive Voltage Drop Mitigation Using Dual-Proportional-Derivative Control

Based on Current and Voltage Prediction Applied to a Microprocessor in 28nm CMOS

W. Shan, K. Zhou, K. Li, Y. Du, Z. Chen, J. Qian, H. Ge, J. Yang, X. Si
Southwest University, Nanjing, China

2:20 PM

14.3 A 3nm Adaptive Clock Duty-Cycle Controller for Mitigating Aging-Induced Clock Duty-Cycle Distortion


1Qualcomm, Raleigh, NC; 2Qualcomm, San Diego, CA; 3Qualcomm, Cork, Ireland

2:45 PM

14.4 A Fully Digital Current Sensing Processor for Per-Core Runtime Power for System Budgeting in a 4nm-Plus Octa-Core CPU


3:00 PM

14.5 A 12nm Linux-SMP-Capable RISC-V SoC with 14 Accelerator Types, Distributed Power-Gating Switches and Time-Based Fast-Transient Controller for Mobile SoC Application in 3nm GAAFET


3:35 PM

14.6 A 10A Computational Digital LDO Achieving 263A/mm² Current Density with Distributed Power-Gating Switches and Time-Based Fast-Transient Controller for Mobile SoC Application in 3nm GAAFET


3:57 PM

14.7 A 0.45V 0.72mW 2.4GHz Bias-Current-Free Fractional-N Hybrid PLL Using a Voltage-Mode Phase Interpolator in 28nm CMOS


1University of Illinois, Urbana, IL; 2Equally Credited Authors (ECAs)

4:00 PM

14.8 KASP: A 96.8% 10-Keyword Accuracy and 1.68μJ/Classification Keyword Spotting and Speaker Verification Processor Using Adaptive Beamforming and Progressive Wake-Up


1University of Electronic Science and Technology of China, Chengdu, China
2China Micro Sensoric, Chengdu, China

4:25 PM

14.9 A Monolithic 10.5W/mm² 600MHz Top-Metal and C4 Planar Spiral Inductor-Based Integrated Buck Voltage Regulator on 16nm-Class CMOS


4:50 PM

14.10 34.7A/mm² Scalable Distributed All-Digital 6×6 Dot-LDOs Featuring Freely Linkable Current-Sharing Network: A Fine-Grained On-Chip Power Delivery Solution in 28nm CMOS

1Korea Advanced Institute of Science and Technology, Daejeon, Korea
2Samsung Electronics, Hwaseong, Korea

5:05 PM

Conclusion 5:20 PM
Embedded Memories & Ising Computing

Session Chair: Takashi Ito, Renesas, Kodaira-shi, Tokyo, Japan
Session Co-Chair: John Wuu, Advanced Micro Devices, Fort Collins, CO

1:30 PM

15.1 A 0.795fJ/b Physically-Unclonable-Function-Protected TCAM for a Software-Defined Networking Switch
Z. Yue1, X. Xiang1, F. Tu2, Y. Wang2, Y. Wang1, S. Wei1, Y. Hu1, S. Yin1
1Tsinghua University, Beijing, China
2Hong Kong University of Science and Technology, Hong Kong, China

1:55 PM

15.2 A 2048×60m4 SRAM Design in Intel 4 with Around-the-Array Power-Delivery Scheme Using PowerVia
Intel, Hillsboro, OR

2:20 PM

15.3 A 3nm FinFET 4.3GHz 21.1Mb/mm² Double-Pumping 1-Read and 1-Write Pseudo-2-Port SRAM with Folded-Bitline Multi-Bank Architecture
M. Haraguchi1, Y. Fujino1, Y. Yokoyama1, M-H. Chang2, Y-H. Hsu2, H-C. Cheng2, K. Nil2, Y. Wang2, T-Y. J. Chang2
1TSMC Design Technology Japan, Yokohama, Japan
2TSMC, Hsinchu, Taiwan

2:45 PM

15.4 Self-Enabled Write-Assist Cells for High-Density SRAM in a Resistance-Dominated Technology Node
M. Yeo1, K. Choi1, G. Kim2, W. J. Jo2, J. Oh1, S. Kim1, K. Baek1, S. Park1, S. J. Ye1, S-O. Jung2
1Yonsei University, Seoul, Korea
2Articron, Ansan, Korea

3:00 PM

15.5 LISA: A 576x4 All-in-One Replica-Spin Continuous-Time Latch-Based Ising Computer Using Massively-Parallel Random-Number Generations and Replica Equalizations
J. Bae*, J. Koo**, C. Shim*, B. Kim1
*University of California, Santa Barbara, CA
**Sejong University, Seoul, Korea
*Equally Credited Authors (ECAs)

3:35 PM

15.6 e-Chimera: A Scalable SRAM-Based Ising Macro with an Enhanced-Chimera Topology for Solving Combinatorial-Optimization Problems Within Memory
J. Bae, C. Shim, B. Kim, University of California, Santa Barbara, CA

4:00 PM

15.7 A 32Mb RRAM in a 12nm FinFet Technology with a 0.0249μm² Bitcell, a 3.2GB/S Read Throughput, a 10kCycle Write Endurance and 10-Year Retention at 105°C
TSMC, Hsinchu, Taiwan

4:25 PM

15.8 A 22nm 10.8Mb Embedded STT-MRAM Macro Achieving over 200MHz Random-Read Access and a 10.4MB/s Write Throughput with an In-Field Programmable 0.3Mb MTJ-OTP for High-End MCUs
Renesas Electronics, Tokyo, Japan

4:50 PM

15.9 A 16nm 16Mb Embedded STT-MRAM with 20ns Write Time, a 10¹² Write Endurance and Integrated Margin-Expansion Schemes
TSMC, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

Conclusion 5:15 PM
SESSION 16 Tuesday, February 20th, 1:30 PM

**Security: From Processors to Circuits**

**Session Chair:** Sanu Mathew, Intel, Portland, OR  
**Session Co-Chair:** Takeshi Sugawara, The University of Electro-Communications, Tokyo, Japan

### 1:30 PM

**16.1 A 2.7-to-13.3μJ/boot/slot Flexible RNS-CKKS Processor in 28nm CMOS Technology for FHE-Based Privacy-Preserving Computing**

H. Lee*, H. Kwon*, Y. Lee  
Pohang University of Science and Technology, Pohang, Korea  
*Equally Credited Authors (ECAs)

### 1:55 PM

**16.2 A 28nm 69.4kOPS 4.4μJ/Op Versatile Post-Quantum Crypto-Processor Across Multiple Mathematical Problems**

Y. Zhu, W. Zhu1,2, Y. Ouyang1, J. Sun1,2, M. Zhu2, Q. Zhao1,2, J. Yang1, C. Chen1,2, Q. Tao1,2, G. Yang1,2, A. Zhang1, S. Wei1,2, L. Liu1,2  
1Tsinghua University, Beijing, China  
2Beijing National Research Center for Information Science and Technology (BNRist), Beijing, China  
3Micro Innovation Integrated Circuit Design Co., Ltd, Wuxi, China, Wuxi, China

### 2:20 PM

**16.3 3nm Physical Unclonable Function with Multi-Mode Self-Destruction and 3.48×10⁻⁵ Bit Error Rate**

E. Hunt-Schroeder1, P. Lin-Butler2, A. Degada1, T. Xia1  
1Marvell, Burlington, VT  
2University of Vermont, Burlington, VT

### 2:45 PM

**16.4 High-Density and Low-Power PUF Designs in 5nm Achieving 23× and 39× BER Reduction After Unstable Bit Detection and Masking**

S. S. Kudva1, M. E. Sinangil1, S. Tell2, N. Nedovic3, S. Song1, B. Zimmer1, C. T. Gray2  
1Nvidia, Santa Clara, CA  
2Nvidia, Durham, NC

### Break 3:10 PM

### 3:35 PM

**16.5 A Synthesizable Design-Agnostic Timing Fault Injection Monitor Covering 2MHz to 1.26GHz Clocks in 65nm CMOS**

Y. He, K. Yang  
Rice University, Houston, TX

### 4:00 PM

**16.6 PACTOR: A Variation-Tolerant Probing-Attack Detector for a 2.5Gb/s×4-Channel Chip-to-Chip Interface in 28nm CMOS**

M. Li1, Z. Wang1, S. K. Mathew2, V. De2, M. Seok2  
1Columbia University, New York, NY  
2Intel, Hillsboro, OR  
*Equally Credited Authors (ECAs)

### 4:25 PM

**16.7 Power and EM Side-Channel-Attack-Resilient AES-128 Core with Round-Aligned Globally-Synchronous-Locally-Asynchronous Operation Based on Tunable Replica Circuits**

S. Oruganti1, M. Wang1, V. V. Iyer1, Y. Wang1, M. Yang1, R. Kumar2, S. K. Mathew2, J. P. Kulkarni1  
1University of Texas, Austin, TX  
2Intel, Hillsboro, OR  
*Equally Credited Authors (ECAs)

### 4:50 PM

**16.8 A 60Mb/s TRNG with PVT-Variation-Tolerant Design Based on STR in 4nm**

Samsung Electronics, Hwaseong, Korea

**Conclusion 5:15 PM**
1:30 PM

17.1 Omnidirectional Magnetoelectric Power Transfer for Miniaturized Biomedical Implants via Active Echo
Rice University, Houston, TX

1:55 PM

17.2 A Miniature Multi-Nuclei NMR/MRI Platform with a High-Voltage SOI ASIC Achieving a 134.4dB Image SNR with a 173×250×103μm³ Resolution
S. Fan¹, Q. Zhou¹, K. M. LEI², R. P. Martins²;², P-I. Mak¹
¹University of Macau, Macau, China; ²University of Lisboa, Lisbon, Portugal

2:20 PM

17.3 A Fully Wireless, Miniaturized, Multicolor Fluorescence Image Sensor Implant for Real-Time Monitoring in Cancer Therapy
R. Rabbani*¹, M. Roschelle*¹, S. Gweon¹, R. Kumar¹, A. Vercruysse¹, N. W. Cho², M. H. Spitzen², A. M. Niknejad¹, V. M. Stojanovic¹, M. Anwar²
¹University of California, Berkeley, CA; ²University of California, San Francisco, CA
*Equally Credited Authors (ECAs)

2:45 PM

17.4 Environmentally Friendly Disposable Circuit and Battery System for Reducing Impact of E-Wastes
N. Miura*¹, H. Taguchi*¹, K. Watanabe², M. Nohara¹, T. Makita¹, M. Tanabe³, T. Makita³, M. Tanabe³, T. Wakimoto¹, S. Kuwamori¹, H. Nosakia¹, A. Aratake¹, T. Okamoto², S. Watanabe², J. Takeya², T. Komatsu¹
¹Nippon Telegraph and Telephone, Atugi, Japan; ²University of Tokyo, Kashiwa, Japan; ³PI-CRYSTAL Incorporation, Kashiwa, Japan
*Equally Credited Authors (ECAs)

3:00 PM

17.5 A 24V Mini-Coil Magnetic Neural Stimulator with Closed-Loop Deadtime Control and ZCS Control Achieving 99.76% Charge Recovery Efficiency
Y. Fan *, Y. Liu *, G. Topalli, R. Lycke, L. Luan, C. Xie, T. Chi
Rice University, Houston, TX; *Equally Credited Authors (ECAs)

3:35 PM

17.6 Fully Integrated CMOS Ferrofluidic Biomolecular Processing Platform with On-Chip Droplet-Based Manipulation, Multiplexing and Sensing
*Equally Credited Authors (ECAs)

4:00 PM

17.7 Droplet Microfluidics Co-Designed with Real-Time CMOS Luminescence Sensing and Impedance Spectroscopy of 4nL Droplets at a 67mm/s Velocity
Boston University, Boston, MA

4:25 PM

17.8 0.4V 988nW Time-Domain Audio Feature Extraction for Keyword Spotting Using Injection-Locked Oscillators
A. Mostafa, E. Sadok, F. Badets, CEA-Léti, Grenoble, France

4:50 PM

17.9 A 1.8% FAR, 2ms Decision Latency, 1.73nJ/Decision Keywords Spotting (KWS) Chip Incorporating Transfer-Computing Speaker Verification, Hybrid-Domain Computing and Scalable ST-SRAM
F. Tan¹, W-H. Yu¹, J. Lin², K-F. Un¹, R. P. Martins²;², P-I. Mak¹
¹University of Macau, Macau, China; ²University of Lisboa, Lisboa, Portugal

5:05 PM

17.10 A 0.4V, 750nW, Individually Accessible Wireless Capacitive Sensor Interface IC for a Tactile Sensing Network
H. Hao, A. G. Richardson, Y. Ding, L. Du, M. G. Allen, J. Van der Spiegel, F. Atlatouni
University of Pennsylvania, Philadelphia, PA

5:20 PM

17.11 A 9mW Ultrasonic Through Transmission Transceiver for Non-Invasive Intracranial Pressure Sensing
G. Topalli¹, Y. Fan¹, M. Y. Cheung⁵, A. Veeraraghavan¹, M. Hirzallah², T. Chi²
¹Rice University, Houston, TX; ²Baylor College of Medicine, Houston, TX

Conclusion 5:35 PM
1:30 PM 18.1 A 600Gb/s DP-QAM64 Coherent Optical Transceiver Front-end with 4x105GS/s 8b ADC/DAC in 16nm CMOS
G. Li1, A. Garg1, T. He1, U. Singh1, J. Zhang1, L. Rao1, C. Liu1, M. Nazari1, Y. Liu1, Y. Liu1, H. Zhang1, T. Ali1,2, H-G. Rhew1,3, J. Ru1,4, D. Cui1, A. Nazemi1, B. Zhang1, A. Montaza1, J. Cao1
1Broadcom, Irvine, CA 2MediaTek, Irvine, CA 3Samsung Electronics, Hwaseong, Korea 4Peking University, Beijing, China

1:55 PM 18.2 A 4x64Gb/s NRZ 1.3pJ/b Co-Packaged and Fiber-Terminated 4-Ch VCSEL-Based Optical Transmitter
S. Mondal, J. Qiu, S. Krishnamurthy, J. Kennedy, S. Bose, T. Acikalin, S. Yamada, J. Jaussi, M. Mansuri
Intel, Hillsboro, OR

2:20 PM 18.3 An 8b 160GS/s 57GHz Bandwidth Time-Interleaved DAC and Driver-Based Transmitter with Adaptive Calibration for 800Gb/s Coherent Optical Applications in 5nm
1Marvell, Irvine, CA 2Marvell, Cordoba, Argentina 3Marvell, Santa Clara, CA 4Marvell, Pavia, Italy 5Marvell, Vancouver, Canada 6Marvell, Singapore, Singapore

2:45 PM 18.4 A 200GS/s 8b 20IJC/s Receiver with >60GHz AFE Bandwidth for 800Gb/s Optical Coherent Communications in 5nm FinFET
1Marvell, Irvine, CA 2Marvell, Cordoba, Argentina 3Marvell, Santa Clara, CA 4Marvell, Pavia, Italy 5Marvell, Vancouver, Canada 6Marvell, Singapore, Singapore

Break 3:10 PM
SESSION 19
Tuesday, February 20th, 3:35 PM

RF to mm-Wave Oscillators and Multipliers

Session Chair:  Hongtao Xu, Fudan University, Shanghai, China
Session Co-Chair:  Swaminathan Sankaran, Texas Instruments, Allen, TX

3:35 PM

19.1 A 7.5GHz Subharmonic Injection-Locked Clock Multiplier with a 62.5MHz Reference, -259.7dB FoM, and -56.6dBc Reference Spur
H. Choi, S. Cho
Korea Advanced Institute of Science and Technology, Daejeon, Korea

4:00 PM

19.2 A 12.4% Efficiency, 11dBm PM, Odd-Harmonics-Recycling, 62-to-92GHz CMOS Frequency Quadrupler Using an Amplitude-Phase Coordinating Technique
Z. Lin1,2, Y. Shen1,2, Y. Ding1, S. Hu1,2
1Southeast University, Nanjing, China
2Purple Mountain Laboratories, Nanjing, China

4:25 PM

19.3 An 8.9-to-21.9GHz Single-Core Oscillator with Reconfigurable Class-F and Enhanced-Colpitts Dual-Mode Operation Achieving 209dBc/Hz FoM
Z. Kang, C. Yu, L. Wu
Chinese University of Hong Kong, Shenzhen, China

4:50 PM

19.4 A 0.07mm2 20-to-23.8GHz 8-phase Oscillator Incorporating Magnetic + Dual-Injection Coupling Achieving 189.2dBc/Hz FoM at 10MHz and 200.7dBc/Hz FoM in 65nm CMOS
Y. Zhao*, C. Fan*, Q. Fang*, G. Zhang*, J. Yin*, P-I. Mak*, L. Geng*
1Xi'an JiaoTong University, Xi'an, China
2University of Macau, Macao, China
*Equally Credited Authors (ECAs)

5:05 PM

19.5 A 13.7-to-41.5GHz 214.1dBc/Hz FoM, Quad-Core Quad-Mode VCO Using an Oscillation-Mode-Splitting Technique
H. Ge, H. Jia, W. Deng, R. Ma, Z. Wang, B. Chi
Tsinghua University, Beijing, China

Conclusion 5:20 PM
Demonstration Session 2, Tuesday, February 20th, 5:00-7:00 PM

This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 19th, and Tuesday February 20th, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2024, as noted by the symbol DS2.

17.1 Omnidirectional Magnetoelectric Power Transfer for Miniaturized Biomedical Implants via Active Echo

17.2 A Fully Wireless, Miniaturized, Multicolor Fluorescence Image Sensor Implant for Real-Time Monitoring in Cancer Therapy

17.3 Environmentally Friendly Disposable Circuit and Battery System for Reducing Impact of E-Wastes

17.7 Droplet Microfluidics Co-Designed with Real-Time CMOS Luminescence Sensing and Impedance Spectroscopy of 4nL Droplets at a 67nm/s Velocity

20.3 A 23.9TOPS/W @ 0.8V, 130TOPS AI Accelerator with 16x Performance-Accelerable Pruning in 14nm Heterogeneous Embedded MPU for Real-Time Robot Applications

20.5 C-Transformer: A 2.6-to-18.1μJ/Token Homogeneous DNN-Transformer/Spiking-Transformer Processor with Big-Little Network and Implicit Weight Generation for Large Language Models

20.6 LSU: A Fully Integrated Real-Time LiDAR-SLAM SoC with Point-Neural-Network Segmentation and Multi-Level kNN Acceleration

20.8 Space-Mate: A 303.5mW Real-Time Sparse Mixture-of-Experts-Based NeRF-SLAM Processor for Mobile Spatial Computing

This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 19th, and Tuesday February 20th, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2024, as noted by the symbol DS2.
EVENING EVENTS
Tuesday February 20th, 8:00 PM

EE4: Generative AI for Chip Design
Organizer: Johan Vanderhaegen, Google, Mountain View, CA
Co-Organizer: Wu-Hsin Chen, Qualcomm, San Diego, CA
JuanYing Chue, Etron, Taipei, Taiwan
Jae-sun Seo, Cornell Tech, New York, NY
ShonHang Wen, Mediatek, Hsinchu, Taiwan
Moderator: Jan Rabaey, University of California, Berkeley, CA
and imec, Leuven, Belgium

With the emergence of machine learning and generative AI, many types of jobs are being transformed by GPT-based tools. Large Language Models are starting to be used for education and can be used to contribute to publications, and AI is being embedded into EDA tools. Join this evening panel with experts from industry and academia to discuss how generative AI or AI in general will change IC design.

Panelists: Thomas Andersen, Synopsys, Mountain View, CA
Edith Beigné, Meta, Menlo Park, CA
Vidya Chhabria, Arizona State University, Phoenix, AZ
Georges Gielen, KU Leuven, Leuven, Belgium
Rajeev Jain, Qualcomm, San Diego, CA
Hammond Pearce, University of New South-Wales, Sydney, Australia

EE5: The Legacy of Gordon Moore
Organizer: Bodhisatwa Sadhu, IBM T. J. Watson Research Center, Yorktown Heights, NY
Co-Organizers: Kaushik Sengupta, Princeton University, Princeton, NJ
Tanay Karnik, Intel, Hillsboro, OR
Shahrzad Naraghi, Legato Logic, San Jose, CA
Moderator: Thomas Lee, Stanford University, Stanford, CA

Moore’s Law has propelled the semiconductor industry for decades, transforming the world through advancements in digital electronics, and to some extent, analog and RF electronics. These advancements have fueled other engineering fields such as artificial intelligence, biomedical engineering and quantum engineering. In this session, we will have a fireside chat with semiconductor and IC design luminaries celebrating the life and legacy of Gordon Moore, discussing the impact of Moore’s law on our industry, and venturing into the next chapter of Moore’s law in the context of upcoming IC ecosystems.

Panelists: Chenming Hu, University of California, Berkeley, CA
H.-S. Philip Wong, Stanford University, Stanford, CA
Mendy Furmanek, IBM, Dallas, TX
Ian Young, Intel, Hillsboro, OR
Isabelle Ferain, Global Foundries, Dresden, Germany
SESSION 20  Wednesday, February 21st, 8:00 AM

Machine Learning Accelerators

Session Chair:  Chia-Hsiang Yang, National Taiwan University, Taipei, Taiwan
Session Co-Chair:  Ji-Hoon Kim, Ewha Womans University, Seoul, Korea

8:00 AM

20.1  NVE: A 3nm 23.2TOPS/W 12b-Digital-CIM-Based Neural Engine for High-Resolution Visual-Quality Enhancement on Smart Devices
M-E. Shih*, S-W. Hsieh*, P-Y. Tsai*, M-H. Lin*, P-K. Tsung†, E-J. Chang†, J. Liang†, S-H. Chang†, C-L. Huang†, Y-Y. Nian†, Z. Wan†, S. Kumar†, C-X. Xue†, G. Jeddi‡, H. Fujivara‡, H. Mor‡, C-W. Chen‡, P-H. Huang‡, C-F. Juan‡, C-Y. Chen‡, T-Y. Lin‡, C. Wang‡, C-C. Chen*, K. Jou†
†MediaTek, Hsinchu, Taiwan
‡MediaTek, San Jose, CA
§TSMC, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

8:25 AM

20.2  A 28nm 74.34TFLOPS/W BF16 Heterogenous CIM-Based Accelerator Exploiting Denoising-Similarity for Diffusion Models
*Tsinghua University, Beijing, China
1Hong Kong University of Science and Technology, Hong Kong, China

8:50 AM

20.3  A 23.9TOPS/W @ 0.8V, 130TOPS AI Accelerator with 16× Performance-Accelerable Pruning in 14nm Heterogeneous Embedded MPU for Real-Time Robot Applications
Renesas Electronics, Tokyo, Japan

9:15 AM

Y. Ju, G. Xu, J. Gu
Northwestern University, Evanston, IL

Break 9:40 AM

10:05 AM

20.5  C-Transformer: A 2.6-to-18.1μJ/Token Homogeneous DNN-Transformer/Spiking-Transformer Processor with Big-Little Network and Implicit Weight Generation for Large Language Models
S. Kim, S. Kim, W. Jo, S. Kim, S. Hong, H-J. Yoo
Korea Advanced Institute of Science and Technology, Daejeon, Korea

10:30 AM

20.6  LSPU: A Fully Integrated Real-Time LiDAR-SLAM SoC with Point-Neural-Network Segmentation and Multi-Level kNN Acceleration
J. Jung†, S. Kim†, B. Seo†, W. Jang†, S. Lee†, J. Shin†, D. Han†, K. J. Lee†
†Ulsan National Institute of Science and Technology, Ulsan, Korea
‡Massachusetts Institute of Technology, Cambridge, MA

10:55 AM

20.7  NeuGPU: A 18.5mJ/Iter Neural-Graphics Processing Unit for Instant-Modeling and Real-Time Rendering with Segmented-Hashing Architecture
J. Ryu†, H. Kwon†, W. Park†, Z. Li†, B. Kwong†, D. Han†, D. Im†, S. Kim†, H. Joo†, H-J. Yoo†
†Korea Advanced Institute of Science and Technology, Daejeon, Korea
‡Massachusetts Institute of Technology, Cambridge, MA

11:20 AM

20.8  Space-Mate: A 303.5mW Real-Time Sparse Mixture-of-Experts-Based NeRF-SLAM Processor for Mobile Spatial Computing
G. Park†, S. Song†, H. Sang†, D. Im†, D. Han†, S. Kim†, H. Lee†, H-J. Yoo†
†Korea Advanced Institute of Science and Technology, Daejeon, Korea
‡Massachusetts Institute of Technology, Cambridge, MA

Conclusion 11:45 AM
### TIMETABLE OF ISSCC 2024 SESSIONS

**ISSCC 2024 • SUNDAY, FEBRUARY 18**

<table>
<thead>
<tr>
<th>TUTURIALS</th>
<th>FORUMS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>8:30 AM</strong> <strong>T1</strong>: Process-Scalable Low-Power Amplifiers</td>
<td><strong>8:00 AM</strong> <strong>F1</strong>: Efficient Chiplets and Die-to-Die Communications</td>
</tr>
<tr>
<td><strong>10:30 AM</strong> <strong>T4</strong>: Fundamentals of Power Management Systems: Constraints and Solutions</td>
<td><strong>F2</strong>: Energy-Efficient AI-Computing Systems for Large-language Models</td>
</tr>
<tr>
<td><strong>1:30 PM</strong> <strong>T7</strong>: Fundamentals of Continuous-Time ADCs</td>
<td></td>
</tr>
<tr>
<td><strong>3:30 PM</strong> <strong>T9</strong>: Domain-Specific Accelerators: From Hardware to Systems</td>
<td></td>
</tr>
<tr>
<td><strong>T8</strong>: 3D Flash Memory from Technology to the System: Past, Present and Future Developments</td>
<td></td>
</tr>
<tr>
<td><strong>T5</strong>: Calibration Techniques in PLLs</td>
<td></td>
</tr>
<tr>
<td><strong>T6</strong>: Recent Circuit Advances for Resilience to Side-Channel Attacks</td>
<td></td>
</tr>
</tbody>
</table>

**Events Below in Bold Box Are Included with your Conference Registration**

**Evening Events**

**4:00 PM**: Mentoring Session / Networking Bingo Event

**8:00 PM** **EE1**: Student Research Preview Short Presentations with Poster Session

**ISSCC 2024 • MONDAY, FEBRUARY 19**

**Session 1: Plenary Session**

<table>
<thead>
<tr>
<th>Session: Processors and Communication SoCs</th>
<th>Session: Analog Techniques</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1:30 PM</strong></td>
<td><strong>3:35 PM – Session 5: Wireless RF and mm-Wave Receiver Techniques</strong></td>
</tr>
<tr>
<td><strong>12noon to 7:00 PM – Book Displays</strong></td>
<td><strong>3:35 PM – Session 5: Wireless RF and mm-Wave Receiver Techniques</strong></td>
</tr>
<tr>
<td><strong>3:00 PM to 8:00 PM – Corporations/Institution Exhibition</strong></td>
<td><strong>5:00 PM to 7:00 PM – Demonstration Session</strong></td>
</tr>
<tr>
<td><strong>5:00 PM to 7:00 PM – Demonstration Session</strong></td>
<td><strong>5:30 PM – Author Interviews • Social Hour</strong></td>
</tr>
</tbody>
</table>

**Evening Events**

**8:00 PM** **EE2**: Career Trajectories: Sharing our Paths to Success **EE3**: Mixed-Foundry Chiplets? Opportunities and Challenges

**ISSCC 2024 • TUESDAY, FEBRUARY 20**

**Session 2: Hybrid DC-DC Converters**

<table>
<thead>
<tr>
<th>Session 3: Analog Techniques</th>
<th>Session 4: High Performance Transceivers and Transmitters for Communication and Ranging</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>8:00 AM</strong></td>
<td><strong>10:30 AM</strong></td>
</tr>
<tr>
<td><strong>1:30 PM</strong></td>
<td><strong>10:05 AM – Session 12: Electromagnetic Interface ICs for Information and Power</strong></td>
</tr>
<tr>
<td><strong>9:30 AM to 1:30 PM; and from 3:00 PM to 8:00 PM – Corporations/Institution Exhibition</strong></td>
<td><strong>3:35 PM – Session 19: RF to mm-Wave Oscillators and Multipliers</strong></td>
</tr>
<tr>
<td><strong>5:00 PM to 7:00 PM – Demonstration Session</strong></td>
<td><strong>5:30 PM – Author Interviews • Social Hour</strong></td>
</tr>
</tbody>
</table>

**Evening Events**

**8:00 PM** **EE4**: Generative AI for Chip Design **EE5**: The Legacy of Gordon Moore

**ISSCC 2024 • WEDNESDAY, FEBRUARY 21**

**Session 20: Machine Learning Accelerators**

<table>
<thead>
<tr>
<th>Session 21: Audio Amplifiers</th>
<th>Session 23: Energy-Efficient Connectivity Radios</th>
<th>Session 25: Invited: Innovations from Outside the (ISSCC’s) Box</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>8:00 AM</strong></td>
<td><strong>10:05 AM – Session 22: High-Speed Analog-to-Digital Converters</strong></td>
<td><strong>10:05 AM – Session 26: Display and User Interaction Technologies</strong></td>
</tr>
<tr>
<td><strong>8:00 AM</strong></td>
<td><strong>10:30 AM</strong></td>
<td><strong>10:00 AM – Session 28: High-Density Power Management</strong></td>
</tr>
<tr>
<td><strong>1:30 PM</strong></td>
<td><strong>10:05 AM – Session 26: Display and User Interaction Technologies</strong></td>
<td><strong>10:00 AM – Session 28: High-Density Power Management</strong></td>
</tr>
<tr>
<td><strong>10:00 AM to 3:00 PM – Book Displays</strong></td>
<td><strong>10:00 AM – Session 28: High-Density Power Management</strong></td>
<td><strong>10:00 AM – Session 28: High-Density Power Management</strong></td>
</tr>
<tr>
<td><strong>5:30 PM – Author Interviews</strong></td>
<td><strong>10:00 AM – Session 28: High-Density Power Management</strong></td>
<td><strong>10:00 AM – Session 28: High-Density Power Management</strong></td>
</tr>
</tbody>
</table>

**ISSCC 2024 • THURSDAY, FEBRUARY 22**

**Short Course: Machine Learning Hardware: Considerations and Accelerator Approaches**

<table>
<thead>
<tr>
<th>Session 31: Power Converter Techniques</th>
<th>Session 32: Power Amplification and Signal Generation</th>
<th>Session 33: Intelligent Neural Interfaces and Sensing Systems</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>8:00 AM</strong></td>
<td><strong>9:00 AM – Session 34: Compute-In-Memory</strong></td>
<td><strong>9:00 AM – Session 34: Compute-In-Memory</strong></td>
</tr>
<tr>
<td><strong>10:00 AM to 3:00 PM – Book Displays</strong></td>
<td><strong>5:30 PM – Author Interviews</strong></td>
<td><strong>5:30 PM – Author Interviews</strong></td>
</tr>
</tbody>
</table>

**F3**: Digitally Enhanced Analog Circuits: Trends & State-of-the-art Designs

**F4**: Intelligent Sensing

**F5**: Recent Developments in High-Frequency Synthesis Circuits and Systems

**F6**: Toward Next Generation of Highly Integrated Electrical and Optical Transceivers
SESSION 21  Wednesday, February 21st, 8:00 AM

Audio Amplifiers

Session Chair: Shon-Hang Wen, Mediatek, Hsinchu, Taiwan
Session Co-Chair: Chinwuba Ezekwe, Robert Bosch, Sunnyvale, CA

8:00 AM
21.1 A 121.7dB DR and -109.0dB THD+N Filterless Digital-Input Class-D Amplifier with an HV Multibit IDAC Using Tri-level Output and Employing a Transition-Rate-Balanced Bidirectional RTDEM Scheme
H. Zhang*, M. Zhang*, M. Chen, A. Admiraal, M. Zhang*, M. Berkhoust, Q. Fan*
1Delft University of Technology, Delft, The Netherlands
2Goodix Technology, Nijmegen, The Netherlands
*Equally Credited Authors (ECAs)

8:25 AM
21.2 A 0.81mA, -105.2dB THD+N Class-D Audio Amplifier with Capacitive Feedforward and PWM-Aliasing Reduction for Wide-Band-Effective Linearity Improvement
K. Zhou, J. Zhou, Y. Tang, J. Li, Z. Hong, J. Xu
Fudan University, Shanghai, China

8:50 AM
21.3 A -106.3dB THD+N Feedback-After-LC Class-D Audio Amplifier Employing Current Feedback to Enable 530kHz LC-Filter Cut-Off Frequency
H. Zhang*, H. Fan*, M. Zhang*, M. Berkhoust, Q. Fan*
1Delft University of Technology, Delft, The Netherlands
2Goodix Technology, Nijmegen, The Netherlands
*Equally Credited Authors (ECAs)

9:15 AM
21.4 A -108dBc THD+N, 2.3mW Class-H Headphone Amplifier with Power-Aware SIMO Supply Modulator
MediaTek, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

Break 9:40 AM
SESSION 22

Wednesday, February 21st, 10:05 AM

High-Speed Analog-to-Digital Converters

Session Chair: Pieter Harpe, Eindhoven University of Technology, Eindhoven, The Netherlands
Session Co-Chair: Benjamin Hershberg, Intel, Portland, OR

10:05 AM

22.1 A 12GS/s 12b 4x Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized Input Buffer
Y. Cao1, M. Zhang1, Y. Zhu1, R. P. Martins1,2, C-H. Chan2
1University of Macau, Macau, China
2Instituto Superior Tecnico/University of Lisboa, Lisbon, Portugal

22.2 A 700MHz-BW –164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving <–85dBFS HD
S. Patil1, A. Ganesan1, H. Shibata1, V. Kozlov1, G. Taylor2, Q. Yu1, Z. Li1, Z. Lulec1, K. Vasilakopoulos1, P. Shrestha2, D. Paterson1, R. Theertham1, A. Chowdhury3
1Analog Devices, Toronto, Canada
2Analog Devices, San Diego, CA
3now with Amazon, Toronto, Canada
4Analog Devices, Wilmington, MA
5now with University of Toronto, Toronto, Canada

10:30 AM

10:55 AM

22.3 A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking
A. Whitcombe1, S. Kundu2,4, H. Chandrakumar2, A. Agrawal2, T. Brown2, S. Callender2, B. Carlton2, S. Pellerano2
1Intel, Santa Clara, CA
2Intel, Hillsboro, OR
3Intel, Fort Collins, CO
4now with AMD, Hillsboro, OR

11:20 AM

22.4 A 4.8GS/s 7-ENoB Time-Interleaved SAR ADC with Dither-Based Background Timing-Skew Calibration and Bit-Distribution-Based Background Ping-Pong Comparator Offset Calibration
Y. Tao, M. Gu, B. Chi, Y. Zhong, L. Jie, N. Sun
Tsinghua University, Beijing, China

11:45 AM

22.5 A 42GS/s 7b 16nm Massively Time-Interleaved Slope-ADC
E. Martens1, A. Cooman1, P. Renukaswamy1, S. Nagata2, S. Park1, J. Lagos3, N. Markulić1, J. Craninckx2
1imec, Heverlee, Belgium
2Sony Semiconductor Solutions, Atsugi, Japan

Conclusion 12:00 PM
8:00 AM

23.1 A 44μW IoT Tag Enabling 1μs Synchronization Accuracy and OFDMA
Concurrent Communication with Software-Defined Modulation
1East China Normal University, Shanghai, China
2Shanghai Jiao Tong University, Shanghai, China
*Equally Credited Authors (ECAs)

8:25 AM

23.2 A 1mm² Software-Defined Dual-Mode Bluetooth Transceiver with 10dBm Maximum TX Power and -98.2dBm Sensitivity 2.96mW RX Power at 1Mb/s
CSEM, Neuchâtel, Switzerland

8:50 AM

23.3 A Passive Crystal-Less Wi-Fi-to-BLE Tag Demonstrating Battery-Free FDD Communication with Smartphones
Z. Chang*, Q. Xiao*, C. Chen†, W. Wang†, X. Hu†, C. Yang†, Z. Li†, Y. Luo†, B. Zhao1
1Zhejiang University, Hangzhou, China
2Microaiot, Hangzhou, China
*Equally Credited Authors (ECAs)

9:15 AM

23.4 A 167μW 71.7dB-SFDR 2.4GHz BLE Receiver Using a Passive Quadrature-Front-End, a Double-Sided Double-Balanced Cascaded Mixer and a Dual-Transformer-Coupled Class-D VCO
H. Shao1, R. P. Martins1,2, P-I. Mak1
1University of Macau, Macau, China
2University of Lisboa, Lisboa, Portugal

9:30 AM

23.5 A 7.6mW IR-UWB Receiver Achieving -13dBm Blocker Resilience with a Linear RF Front-End
imec, Eindhoven, The Netherlands

Break 9:45 AM
D-Band/Sub-THz Transmitters and Sensors

**Session Chair:** Bodhisatwa Sadhu, IBM T. J. Watson Research Center, Yorktown Heights, NY

**Session Co-Chair:** Shahriar Shahramian, Nokia - Bell Labs, New Providence, NJ

**10:05 AM**

**24.1** A 90-to-180GHz APD-Integrated Transmitter Achieving 18dBm $P_{\text{sat}}$ in 28nm CMOS

D. Tang\textsuperscript{1}, X. Xia\textsuperscript{1}, Z. Yan\textsuperscript{1}, P. Zhou\textsuperscript{1}, Z. Li\textsuperscript{1}, C. Yang\textsuperscript{1}, R. Zhang\textsuperscript{1}, Z. Chen\textsuperscript{1}, J. Chen\textsuperscript{1}, H. Gao\textsuperscript{1,2}, W. Hong\textsuperscript{1}

\textsuperscript{1}Southeast University, Nanjing, China

\textsuperscript{2}Eindhoven University of Technology, Eindhoven, The Netherlands

**10:30 AM**

**24.2** A Scalable 134-to-141GHz 16-Element CMOS 2D $\lambda/2$-Spaced Phased Array

J. Zhang\textsuperscript{*}, B. Dai\textsuperscript{*}, X. Meng, Y. Hu, M. Guan, H. Deng, B. Zhang, C. Wang

University of Electronic Science and Technology of China, Chengdu, China

\textsuperscript{*}Equally Credited Authors (ECAs)

**10:55 AM**

**24.3** A 236-to-266GHz 4-Element Amplifier-Last Phased-Array Transmitter in 65nm CMOS

C. Wang\textsuperscript{1}, H. Herdian\textsuperscript{1}, W. Zheng\textsuperscript{1}, C. Liu\textsuperscript{1}, J. Mayeda\textsuperscript{1}, Y. Liu\textsuperscript{1}, O. A. Yong\textsuperscript{1}, W. Wang\textsuperscript{1}, Y. Zhang\textsuperscript{1}, C. D. Gomez\textsuperscript{1}, A. Shehata\textsuperscript{1}, S. Kato\textsuperscript{1}, I. Abdo\textsuperscript{1}, T. Jyo\textsuperscript{1}, H. Hamada\textsuperscript{2}, H. Takahashi\textsuperscript{2}, H. Sakai\textsuperscript{2}, A. Shirane\textsuperscript{2}, K. Okada\textsuperscript{2}

\textsuperscript{1}Tokyo Institute of Technology, Tokyo, Japan

\textsuperscript{2}Nippon Telegraph and Telephone, Tokyo, Japan

**11:20 AM**

**24.4** Sub-THz Ruler: Spectral Bistability in a 235GHz Self-Injection-Locked Oscillator for Agile and Unambiguous Ranging

S. M. H. Naghavi\textsuperscript{1,2}, M. Tavakoli Taba\textsuperscript{1,3}, A. Tabatabavakili\textsuperscript{1}, A. Mostajeran\textsuperscript{1,4}, M. Aseeri\textsuperscript{5}, A. Cathelin\textsuperscript{6}, E. Afshari\textsuperscript{1}

\textsuperscript{1}University of Michigan, Ann Arbor, MI

\textsuperscript{2}now at The University of Washington, Seattle, WA

\textsuperscript{3}now at Apple, Cupertino, CA

\textsuperscript{4}now at Zadar Labs, San Jose, CA

\textsuperscript{5}King Abdulaziz City for Science and Technology, Riyadh, Saudi Arabia

\textsuperscript{6}STMicroelectronics, Crolles, France

**Conclusion 11:45 AM**
SESSION 25  Wednesday, February 21st, 8:00 AM

Invited: Innovations from Outside the (ISSCC’s) Box

Session Chair:  Firooz Aflatouni, University of Pennsylvania, Philadelphia, PA
Session Co-Chair:  Kaushik Sengupta, Princeton University, Princeton, NJ

8:00 AM

25.1 Short-Reach Silicon Photonic Interconnects with Quantum Dot Mode Locked Laser Comb Sources
A. Netherton¹, M. Dumont¹, Z. Nelson¹, J. Jhonsa¹, A. Mo¹, J. Koo¹, D. McCarthy¹, N. Pestana², S. Deckoff-Jones², C. Poulton², M. Frankel³, J. Bovington⁴, L. Theogarajan¹, J. Bowers⁴
¹University of California, Santa Barbara, CA
²Analog Photonics, Boston, MA
³Ciena, Hanover, MD
⁴Cisco Optical, Nuremberg, Germany

8:25 AM

25.2 Extreme Wave-Based Metastructures
N. Engheta
University of Pennsylvania, Philadelphia, PA

8:50 AM

25.3 Toward Exponential Growth of Therapeutic Neurotechnology
J. T. Robinson¹,², J. E. Woods¹, K. Yang¹
¹Rice University, Houston, TX
²Motif Neurotech, Houston, TX

9:15 AM

25.4 Liquid Metal – Polymer Composites for Stretchable Circuits, Soft Machines, and Thermal Management
C. Majidi
Carnegie Mellon University, Pittsburgh, PA

Break 9:40 AM
Display and User Interaction Technologies

Session Chair: Mutsumi Hamaguchi, Sharp Corporation, Nara, Japan
Session Co-Chair: Leonardo Gasparini, Fondazione Bruno Kessler, Trento, Italy

10:05 AM
26.1 A 600ch 10b Source-Driver IC with a Charge-Modulation DAC Achieving 1-Horizontal Time of 1.5μs Suitable for 240Hz-Frame-Rate Mobile Displays
Y. Park¹, G-G. Kang¹, G-W. Lim¹, S. Shin¹, Y-S. Ahn¹, W. Kim², H-S. Kim¹
¹Korea Advanced Institute of Science and Technology, Daejeon, Korea
²LX Semicon, Seoul, Korea

10:30 AM
26.2 A Fully Nonlinear Compact 10b Source Driver with Low-Voltage Gamma Slope DAC and Data/Phase Dependent Current Modulation Achieving 2411μm²/Channel for Mobile OLED Displays
J. Ahn¹, S. H. Choi¹, J. An¹, K-D. Kim², H-M. Lee¹
¹Korea University, Seoul, Korea
²C&Tech, Seoul, Korea

10:55 AM
J. Y. An¹, S. H. Choi¹, S-W. Kim², J-Y. Lee¹, H-M. Lee¹, Y-K. Choi¹
¹Korea University, Seoul, Korea
²Samsung Electronics, Hwaseong, Korea

11:20 AM
26.4 A 620pF-Compensated Dual-Mode Capacitance Readout IC for Sub-Display TSP with VRR Scan
J. Lee*, J. Ham*, H. Lee¹, W. Jang¹, H. Kim², B. So², S. Ko¹
¹Kwangwoon University, Seoul, Korea
²Zinitix, Suwon, Korea
*Equally Credited Authors (ECAs)

11:45 AM
26.5 A 977μW Capacitive Touch Sensor with Noise-Immune Excitation Source and Direct Lock-In ADC Achieving 25.2pJ/step Energy Efficiency
X. Feng¹, Z. Wang¹, Y. Chen¹, T. Cai¹, Y. Xuan¹, C. Yang¹, W. Wang¹, Y. Zhang², Z. Tang³, Y. Luo¹, B. Zhao¹
¹Zhejiang University, Hangzhou, China
²Microaiot, Hangzhou, China
³Vango Technologies, Hangzhou, China

Conclusion 12:00 PM
SESSION 27
Wednesday, February 21st, 8:00 AM
Wireless Power

Session Chair: Patrik Arno, ST Microelectronics, Grenoble, France
Session Co-Chair: Kousuke Miyaji, Shinshu University, Nagano, Japan

8:00 AM
27.1 A Differential Hybrid Class-E/D Power Amplifier with 27W Maximum Power and 82% Peak E2E Efficiency for Wireless Fast Charging To-Go
F. Mao, R. Martins, Y. Lu
University of Macau, Macau, China

8:25 AM
27.2 A 6.78MHz 79.5%-Peak-Efficiency Wireless Power Transfer System Using a Wireless Mode-Recognition Technique and a Fully-On/off Class-D Power Amplifier
J. Ge, Y. Lu, R. Yang, D. Pan, L. Cheng
University of Science and Technology of China, Hefei, China

8:50 AM
27.3 A 90.8%-Efficiency SIMO Resonant Regulating Rectifier Generating 3 Outputs in a Half Cycle with Distributed Multi-Phase Control for Wirelessly-Powered Implantable Devices
H-S. Lee, K. Eom, H-M. Lee
Korea University, Seoul, Korea

9:15 AM
27.4 A 13.56MHz Wireless Power Transfer System with Hybrid Voltage-/Current-Mode Receiver and Global Digital-PWM Regulation Achieving 150% Transfer Range Extension and 72.3% End-to-End Efficiency
T. Lu, S. Du
Delft University of Technology, Delft, The Netherlands

9:30 AM
27.5 A Wireless Power Transfer System with Up-to-27.9% Efficiency Improvement Under Coupling Coefficient Ranging from 0.1 to 0.39 Based on Phase-Shift/Time-Constant Detection and Hybrid Transmission Power Control
Y. Chen, Y. Luo, Y. Lin, L. Shao, D. Chen, J. Guo
Sun Yat-Sen University, Guangzhou, China

Break 9:45 AM
High-Density Power Management

Session Chair: Xun Liu, Chinese University of Hong Kong, Shenzhen, China
Session Co-Chair: Hanh-Phuc Le, University of California, San Diego, La Jolla, CA

10:05 AM

28.1 A Fully Integrated, Domino-Like-Buffered Analog LDO Achieving –28dB Worst-Case Power-Supply Rejection Across the Frequency Spectrum from 10Hz to 1GHz with 50pF On-Chip Capacitance
J-G. Lee1, H-H. Bae1, S. Jang2, H-S. Kim2
1Korea Advanced Institute of Science and Technology, Daejeon, Korea
2Electronics and Telecommunications Research Institute, Daejeon, Korea

10:30 AM

28.2 A 12V-Input 1V-1.8V-Output 94.7%-Peak-Efficiency 685A/cm2-CURRENT-Density Hybrid DC-DC Converter with a Charge Converging Phase
Y. Ji, J. Jin, L. Cheng
University of Science and Technology of China, Hefei, China

10:55 AM

28.3 A 12-28V to 0.6-1.8V Ratio-Regulatable Dickson SC Converter with Dual-Mode Phase Misalignment Operations Achieving 93.1% Efficiency and 6A Output
Q. Ma1, Y. Jiang1, H. Li1, X. Zhang1, M-K. Law1, R. P. Martins1-2, P-I. Mak1
1University of Macau, Macau, China
2University of Lisboa, Lisbon, Portugal

11:20 AM

28.4 A Monolithic 12.7W/mm2-Pmax, 92% Peak-Efficiency CSCR-First Switched-Capacitor DC-DC Converter
Intel, Hillsboro, OR

11:35 AM

28.5 A 94.1%-Efficiency Parallel-SC Hybrid Buck Converter Designed Using VCR-Aware Topology Optimizer for a 4.2A/mm2 Current-Density FoM
H. Han, J-H. Cho, W. Jang, Y. Park, J. Lee, H-S. Kim
Korea Advanced Institute of Science and Technology, Daejeon, Korea

11:50 AM

28.6 An 87% Efficient 2V-Input, 200A Voltage Regulator Chiplet Enabling Vertical Power Delivery in Multi-kW Systems-on-Package
R. Jain1, S. Xu1, R. Kaushal1, C. Mariscal1, H. Caballero1, T. Salus1, C. Schaef1, A. Dekar1, A. Payala1, K. Cher1, H. Do1, J. Douglas1
1Intel, Hillsboro, OR
2Intel, Santa Clara, CA
3Intel, Guadalajara, Mexico
4Intel, Haifa, Israel
5Intel, Bangalore, India
6Intel, Hudson, MA
7Intel, Chandler, AZ

Conclusion 12:05 PM
SESSION 29

ICs for Quantum Technologies

Wednesday, February 21st, 1:30 PM

Session Chair: Giorgio Ferrari, Politecnico di Milano, Milano, Italy
Session Co-Chair: Joseph Bardin, Google & UMass Amherst, Goleta, CA

1:30 PM

29.1 A 22nm FD-SOI <1.2mW/Active-Qubit AWG-Free Cryo-CMOS Controller for Fluxonium Qubits
L. Le Guevel1, C. Wang1, J. C. Bardin1,2
1University of Massachusetts, Amherst, MA
2Google Quantum AI, Goleta, CA

1:55 PM

29.2 A Cryo-CMOS Controller with Class-DE Driver and DC Magnetic-Field Tuning for Color-Center-Based Quantum Computers
L. Enthoven*, N. Fakkel*, H. Bartling2, M. van Riggelen2, K-N. Schymik2, J. Yun2, E. Tsapanou Katranara2, R. Vollmer2, T. Taminiau2, F. Sebastiano2, M. Babaie*
1Delft University of Technology, Delft, The Netherlands
2QuTech, Delft, The Netherlands
*Equally Credited Authors (ECAs)
**Equally Credited Authors (ECAs)

2:20 PM

29.3 A Cryo-CMOS Receiver with 15K Noise Temperature Achieving 9.8dB SNR in 10μs Integration Time for Spin Qubit Readout
B. Prabowo1,2, O. Pietx-Casas1,2, M. A. Montazerolghaem1, G. Scappucci1,2, L. M.K. Vandersypen1,2, F. Sebastiano1,2, M. Babaie1,2
1Delft University of Technology, Delft, The Netherlands
2QuTech, Delft, The Netherlands

2:45 PM

29.4 A Cryo-CMOS Quantum Computing Unit Interface Chipset in 28nm Bulk CMOS with Phase-Detection Based Readout and Phase-Shifter-Based Pulse Generation
Y. Guo1,2, Q. Liu2, W. Huang1, Y. Li1, T. Tian1, N. Wu1, S. Zhang1, T. Li3, Z. Wang1, N. Deng1, Y. Zheng1, H. Jiang1
1Tsinghua University, Beijing, China
2Nanyang Technological University, Singapore, Singapore
3Beijing Academy of Quantum Information Sciences, Beijing, China

3:00 PM

29.5 A Portable 14GHz Dual-Mode Pulse and Continuous-Wave Electron Paramagnetic Resonance Spectrometer Using a Subharmonic Direct Conversion Receiver
University of Southern California, Los Angeles, CA

Break 3:15 PM
SESSION 30  Wednesday, February 21st, 3:35 PM

Domain-Specific Computing and Digital Accelerators

Session Chair:  Huichu Liu, Meta Reality Labs, Sunnyvale, CA
Session Co-Chair:  Jae-sun Seo, Cornell Tech, New York, NY

3:35 PM

30.1 A 40nm VLIW Edge Accelerator with 5MB of 0.256pJ/b RRAM and a Localization Solver for Bristle Robot Surveillance

S. D. Spetalnick*, A. S. Lele*, B. Crafton¹, M. Chang¹, S. Ryu¹, J-H. Yoon², Z. Hao³, A. Ansari¹, W-S. Khwa³, Y-D. Chih³, M-F. Chang³, A. Raychowdhury²
¹Georgia Institute of Technology, Atlanta, GA
²Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea
³TSMC Corporate Research, Hsinchu, Taiwan
*Equally Credited Authors (ECAs)

30.2 A 22nm 0.26nW/Synapse Spike-Driven Spiking Neural Network Processing Unit Using Time-Step-First Dataflow and Sparsity-Adaptive In-Memory Computing

Y. Liu*, Y. Ma*, N. Shang¹, T. Zhao², P. Chen¹, M. Wu¹, J. Ru¹, T. Jia¹, L. Ye¹, Z. Wang², R. Huang¹
¹Georgia Institute of Technology, Atlanta, GA
²Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea
*Equally Credited Authors (ECAs)

30.3 VIP-Sat: A Boolean Satisfiability Solver Featuring 5×12 Variable In-Memory Processing Elements with 98% Solvability for 50-Variables 218-Clauses 3-SAT Problems

C. Shim, J. Bae, B. Kim
University of California, Santa Barbara, CA

30.4 A Fully Integrated Annealing Processor for Large-Scale Autonomous Navigation Optimization

Y-C. Chu, Y-C. Lin, Y-C. Lo, C-H. Yang
National Taiwan University, Taipei, Taiwan

4:25 PM

30.5 A Variation-Tolerant In-eDRAM Continuous-Time Ising Machine Featuring 15-Level Coefficients and Leaked Negative-Feedback Annealing

J. Song*, Z. Wu*, X. Tang, B. Xu, H. Luo, Y. Yang, Y. Wang, R. Wang, R. Huang
Peking University, Beijing, China
*Equally Credited Authors (ECAs)

5:05 PM

30.6 Vecim: A 289.13GOPS/W RISC-V Vector Co-Processor with Compute-in-Memory Vector Register File for Efficient High-Performance Computing

Y. Wang, M. Yang, C-P. Lo, J. P. Kulkarni
University of Texas, Austin, TX

Conclusion 5:35 PM
Power Converter Techniques

Session Chair: Saurav Bandyopadhyay, Texas Instruments, Dallas, TX
Session Co-Chair: Dongsu Kim, Samsung Electronics, Hwasung-si, Korea

1:30 PM
31.1 An 83.4%-Peak-Efficiency Envelope-Tracking Supply Modulator Using a Class-G Linear Amplifier and a Single-Inductor Dual-Input-Dual-Output Converter for 200MHz Bandwidth 5G New Radio RF Applications
C. Chen, X. Li, R. Hu, L. Cheng, University of Science and Technology of China, Hefei, China

1:55 PM
31.2 A Ripple-Less Buck Converter with Sub-21.94dB EVM for 5G Low Earth Orbit Application
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan; 3Realtek Semiconductor, Hsinchu, Taiwan

2:20 PM
31.3 A 950ns 0.5-to-5.5V 5G NR RF PA Supply Modulator with Floating Capacitor Control for Symbol Power Tracking
I-H. Kim, J-I. Seo, Y. Choo, S. Park, J. Han, W. Kim, S. Jung, T. Ko, D. Kim, J. Lee, S. Kwak
Samsung Electronics, Hwasung, Korea

2:45 PM
31.4 98.7% Efficiency 1200V-to-48V LLC Converter with CC/CV Mode Charging Compliant with EVSE Level 1
1National Yang Ming Chiao Tung University, Hsinchu, Taiwan
2Chip-GaN Power Semiconductor, Hsinchu, Taiwan; 3Realtek Semiconductor, Hsinchu, Taiwan

3:00 PM
31.5 A 750-mW, 37% Peak Efficiency Isolated DC-DC Converter with 54/18-Mb/s Full-Duplex Communication Using a Single Pair of Transformers
T. Hu, M. Huang, R. P. Martins, Y. Lu
1University of Macau, Macau, China; 2University of Lisbon, Lisbon, Portugal

3:35 PM
31.6 A SIDO/DISO VCF-Step-Reconfigurable Continuously Scalable-Conversion-Ratio SC Converter Achieving 91.4%/92.6% Peak Efficiency and Almost-lossless Channel Switching
Y. Wang, M. Huang, R. P. Martins, Y. Lu
1University of Macau, Macau, China; 2University of Lisbon, Lisbon, Portugal

4:00 PM
31.7 A 3.6W 16V-Output 180ns-Response-Time 94%-Efficiency SC Sigma Converter with Output Impedance Compensation and Ripple Mitigation for LiDAR Driver Applications
C. Hu, X. Huang, X. Liu, S. Du, X. Liu, J. Jiang
1Southern University of Science and Technology, Shenzhen, China
2Chinese University of Hong Kong, Shenzhen, China
3Delft University of Technology, Delft, The Netherlands; 4Tsinghua University, Beijing, China
*Equally Credited Authors (ECAs)

4:25 PM
31.8 A 11.7W 9mV/A-Cross-Regulation Single-Inductor Triple-Output Buck Converter Using Unordered Power-Distributive Control for a 2A Load Transient
B. Wang, X. Wu, L. Cheng
Southern University of Science and Technology, Shenzhen, China

4:50 PM
31.9 An 85-264 Vac to 3-4.2 Vdc 1.05W Capacitive Power Converter with Idle Power Reduction and 4-Phase 1/10X SC Converter Achieving 5.11mW Quiescent Power and 78.2% Peak Efficiency
G. Liu, H. Wu, C. Hu, C. Huang, X. Liu, J. Jiang
1Southern University of Science and Technology, Shenzhen, China
2Chinese University of Hong Kong, Shenzhen, China; 3Iowa State University, Ames, IA

5:05 PM
31.10 A Fully Integrated 500V, 6.25MHz GaN-IC for Totem-Pole PFC Off-Line Power Conversion
N. Deniève, B. Wicht
Leibniz University Hannover, Hannover, Germany

5:20 PM
31.11 A Capacitor-Based Bias-Flip Rectifier with Electrostatic Charge Boosting for Triboelectric Energy Harvesting Achieving Auto-MPPT at Breakdown Voltage and 14x Power Extraction Improvement
W. Peng, X. Yue, L. Pakula, S. Du, Delft University of Technology, Delft, The Netherlands

Conclusion 5:35 PM
Power Amplification and Signal Generation

SESSION 32

Wednesday, February 21st, 1:30 PM

Session Chair: Ruonan Han, Massachusetts Institute of Technology, Cambridge, MA
Session Co-Chair: Henrik Sjöland, Lund University, Ericsson Research, Lund, Sweden

1:30 PM
32.1 A 47GHz 4-Way Doherty PA with 23.7dBm P_{1dB} and 21.7% / 13.1% PAE at 6 / 12dB Back-Off Supporting 2000MHz 5G NR 64-QAM OFDM
X. Zhang*, H. Guo*, T. Chi, Rice University, Houston, TX
*Equally Credited Authors (ECAs)

1:55 PM
32.2 A 24.25-to-29.5GHz Extremely Compact Doherty Power Amplifier with Differential-Breaking Phase Offset Achieving 23.7% P_{avg} for 5G Base-Station Transceivers

2:20 PM
32.3 A Load-Variation-Tolerant Doherty Power Amplifier with Dual-Adaptive-Bias Scheme for 5G Handsets
S. Imai, H. Sato, K. Mukai, H. Okabe, Murata, Kyoto, Japan

2:45 PM
32.4 A 67.8-to-108GHz Power Amplifier with a Three-Coupled-Line-Based Complementary-Gain-Boosting Technique Achieving 442GHz GBW and 23.1% peak PAE
W. Wu, X. Bao, S. Chen, Y. Wang, L. Zhang, Tsinghua University, Beijing, China

3:00 PM
32.5 E-band (71-to-86GHz) GaN Power Amplifier with 4.37W Output Power and 18.5% PAE for 5G Backhaul
B. Cimbili1,2, M. Bao1, C. Friesicke1, R. Quay1,2, Fraunhofer IAF, Freiburg, Germany; 2Ericsson, Gothenburg, Sweden; 3University of Freiburg, Freiburg, Germany

Break 3:15 PM

3:35 PM
32.6 A 76-to-81GHz Direct-Digital 7b 14GS/s Double-Balanced I/Q Mixing-DAC Radar-Waveform Synthesizer
M. Neofytou1,2, K. Doris1,2, M. Ganzerli1, M. Lont1, G. I. Radulov2
1NXP Semiconductors, Eindhoven, The Netherlands; 2Eindhoven University of Technology, Eindhoven, The Netherlands

4:00 PM
32.7 A 25.2dBm P_{SAT}, 35-to-43GHz VSWR-Resilient Chain-Weaver Eight-Way Balanced PA with an Embedded Impedance/Power Sensor
M. Pashaefar, A. K. Kumaran, L. C. de Vreede, M. S. Alavi
Delft University of Technology, Delft, The Netherlands

4:25 PM
32.8 A 27.8-to-38.7GHz Load-Modulated Balanced Amplifier with Scalable 7-to-1 Load-Modulated Power-Combine Network Achieving 27.2dBm Output Power and 28.8%/23.2%/16.3%/11.9% Peak/6/9/12dB Back-off Efficiency
W. Zhu1, J. Ying1, L. Chen2, J. Zhang3, G. Lv4, X. YF, Z. Zhao1, Z. Wang1, Y. Wang2, W. Chen2, H. Sun1
1Beijing Institute of Technology, Beijing, China; 2Tsinghua University, Beijing, China

4:50 PM
32.9 An Ultra-Compact 28GHz Doherty Power Amplifier with an Asymmetrically-Combined-Transformer Output Combiner
E. Liu1,2, H. Wang1, ETH Zurich, Zurich, Switzerland; 2Georgia Institute of Technology, Atlanta, GA

5:05 PM
32.10 A Compact Broadband VSWR-Resilient True Power and Gain Sensor with Dynamic-Range Compensation for Phased-Array Applications
E. Liu1, D. Munzer1, J. Lee2, H. Wang2
1ETH Zurich, Zurich, Switzerland; 2Georgia Institute of Technology, Atlanta, GA
*Equally Credited Authors (ECAs)

Conclusion 5:20 PM
SESSION 33 Wednesday, February 21st, 1:30 PM

Intelligent Neural Interfaces and Sensing Systems

Session Chair: Jerald Yoo, National University of Singapore, Singapore, Singapore

Session Co-Chair: Mehdi Kiani, The Pennsylvania State University, University Park, PA

1:30 PM

33.1 A High-Accuracy and Energy-Efficient Zero-Shot-Retraining Seizure-Detection Processor with Hybrid-Feature-Driven Adaptive Processing and Learning-Based Adaptive Channel Selection


1University of Electronic Science and Technology of China, Chengdu, China
2West China Hospital of Sichuan University, Chengdu, China
3Huzhong University of Science and Technology, Wuhan, China

1:55 PM

33.2 A Sub-1pJ/class Headset-Integrated Mind Imagery and Control SoC for VR/MR Applications with Teacher-Student CNN and General-Purpose Instruction Set Architecture

Z. Zhong*, Y. Wei*, L. C. Go, J. Gu, Northwestern University, Evanston, IL

*Equally Credited Authors (ECAs)

2:20 PM

33.3 MiBMI: A 192/512-Channel 2.46mm² Miniaturized Brain-Machine Interface Chipset Enabling 31-Class Brain-to-Text Conversion Through Distinctive Neural Codes

M. Shariati1,2, U. Shin1,2, A. Yadav3, R. Caramellino1, G. Rainer1, M. Shoaran1

1EPFL, Lausanne, Switzerland; 2Neuro-X Institute, Geneva, Switzerland
3Cornell University, Ithaca, NY; University of Fribourg, Fribourg, Switzerland

2:45 PM

33.4 A Multi-Loop Neuromodulation Chipset Network with Frequency-Interleaving Front-End and Explainable AI for Memory Studies in Freely Behaving Monkeys

Y. Hou*, Y. Zhu*, X. Wu*, Y. Li*, T. Lucas*, A. Richardson1, X. Liu1

1University of Toronto, Toronto, Canada; 2Ohio State University, Columbus, OH
3University of Pennsylvania, Philadelphia, PA

3:00 PM

33.5 Closed-Loop 100-Channel Highly-Scalable Retinal Implant with 1.02μW Analog BD-Based Adaptive-Threshold Spike Detection and Poisson-Coded Temporally Distributed Optogenetic Stimulation

T. Youssefi, G. Zoidl, H. Kassiri, York University, Toronto, Canada

Break 3:15 PM

3:35 PM

33.6 A Millimetric Batteryless Biosensing and Stimulating Implant with Magnetoelectric Power Transfer and 0.9pJ/b PWM Backscatter

Z. Yu*, H-C. Liao*, F. Alrashdan, Z. Wen, Y. Zou, J. Woods, W. Wang, J. T. Robinson, K. Yang Rice University, Houston, TX; *Equally Credited Authors (ECAs)

4:00 PM

33.7 An Adhesive Interposer-Based Reconfigurable Multi-Sensor Patch Interface with On-Chip Application Tunable Time-Domain Feature Extraction


*Equally Credited Authors (ECAs)

4:25 PM

33.8 A Two-Electrode Bio-Impedance Readout IC with Complex-Domain Noise-Correlated Baseline Cancellation Supporting Sinusoidal Excitation

S-I. Cheon1*, H. Choi1*, G. Yun1, S. Oh1, J-H. Suh1, S. Ha1*, M. Je1

1Korea Advanced Institute of Science and Technology, Daejeon, Korea
2New York University Abu Dhabi, Abu Dhabi, United Arab Emirates

*Equally Credited Authors (ECAs)

4:50 PM

33.9 A Miniature Neural Interface Implant with a 95% Charging Efficiency Optical Stimulator and an 81.9dB SNDR 0.9pJ/b PWM Backscatter

L. Zhao*, W. Shi1, Y. Gang1, X. Liu1, W. Li1, Y. Jia1, University of Texas, Austin, TX

1Meta, Santa Clara, CA; 2Michigan State University, East Lansing, MI

5:05 PM

33.10 A 2.7ps-ToF-Resolution and 12.5mW Frequency-Domain NIRS Readout IC with Dynamic Light Sensing Frontend and Cross-Coupling-Free Inter-Stabilized Data Converter

Z. Ma1, Y. Lin1, C. Chen1, X. Qi1, Y. Li1, K-T. Tang1, F. Wang1, T. Zhang1, G. Wang1, J. Zhao1

1Shanghai Jiao Tong University, Shanghai, China; 2National Tsing Hua University, Hsinchu, Taiwan
3Shanghai United Imaging Microelectronics Technology, Shanghai, China
4Shanghai Mental Health Center, Shanghai, China

5:20 PM

33.11 A Hybrid Recording System with 10kHz-BW 630mVpp 84.6dB-SNDR 173.3dB-FOM,ΔSNDR and 5kHz-BW 114dB-DR for Simultaneous ExG and Biocurrent Acquisition

T. Seol, G. Kim, S. Lee, S. Kim, D. Kim, J. Wie, Y. Shin, H. Kang, J. E. Jang, A. K. George, J. Lee Daegu Gyeongbuk Institute of Science and Technology, Daegu, Korea

Conclusion 5:35 PM
34.1 A 28nm 83.23TFLOPS/W POSIT-Based Compute-in-Memory Macro for High-Accuracy AI Applications
Y. Wang, X. Yang, Y. Qin, Z. Zhao, R. Guo, Z. Yue, H. Han, S. Wei, Y. Hu, S. Yin
Tsinghua University, Beijing, China
1:30 PM

34.2 A 16nm 96Kb Integer-Floating-Point Dual-Mode Gain-Cell-Computing-in-Memory Macro Achieving 73.3-163.3TOPS/W and 33.2-91.2TFLOPS/W for AI-Edge Devices
W.-S. Khwa1,2, P.-C. Wu1,2, J.-W. Su3, Y.-Y. Chen1,3, Z.-E. Ke1,3, J.-M. Hsu1,3, C.-Y. Chen1,2, C.-C. Lo1,3, R.-S. Liu1,3, C.-C. Hsieh1,3, K.-T. Tang1,3, M.-F. Chang1
1TSMC Corporate Research, Hsinchu, Taiwan; 2National Tsing Hua University, Hsinchu, Taiwan
2Industrial Technology Research Institute, Hsinchu, Taiwan
3Equally Credited Authors (ECAs)
1:55 PM

34.3 A 22nm 64kb Lightning-Like Hybrid Computing-in-Memory Macro with Compressed Adder Tree and Analog-Storage Quantizers for Transformer and CNNs
A. Guo1, X. Chen1, F. Dong1, J. Chen1, Z. Yuan1,2, Y. Hu1, Y. Zhang1, J. Zhang1, Y. Tang1, Z. Zhang1, G. Chen1, D. Yang1, Z. Zhang1, L. Ren1, T. Xiong1, B. Wang1, B. Liu1, W. Shao1, X. Liu1, H. Cali1, G. Sur1, J. Yang1, X. Shi2
1Southeast University, Nanjing, China
2Peking University, Beijing, China
3HOUU, Beijing, China
2:20 PM

34.4 A 3nm 32.5TOPS/W, 55.0TOPS/mm2 Capacitor-Reconfigured CIM Macro Achieving 73.3-163.3TOPS/W and 33.2-91.2TFLOPS/W for AI-Edge Devices
A. Guo1, X. Chen1, F. Dong1, J. Chen1, Z. Yuan1,2, Y. Hu1, Y. Zhang1, J. Zhang1, Y. Tang1, Z. Zhang1, G. Chen1, D. Yang1, Z. Zhang1, L. Ren1, T. Xiong1, B. Wang1, B. Liu1, W. Shao1, X. Liu1, H. Cali1, G. Sur1, J. Yang1, X. Shi2
1Southeast University, Nanjing, China
2Peking University, Beijing, China
3HOUU, Beijing, China
2:45 PM

34.5 A 818-4094TOPS/W Capacitor-Reconfigured CIM Macro for Unified Acceleration of CNNs and Transformers
K. Yoshioka, Keio University, Yokohama, Japan
3:30 PM

Break 3:15 PM
3:35 PM

34.6 A 28nm 72.12TFLOPS/W Hybrid-Domain Outer-Product Based Floating-Point
H. Fujiwara1, H. Mon2, W.-C. Zao1, K. Khare1, C.-E. Lee1, X. Peng1, Y. Joshi1, C.-K. Chiang1, S.-H. Hsu1, T. Hashizume1, T. Naganuma1, C.-H. Tsai1, H.-Y. Liu1,2, C.-F. Lee1, F.-L. Chou1, K. Akarvardar1, S. Adharn1, Y. Wang1, Y.-D. Chih1, Y.-H. Chen1, H.-J. Liao1, Y.-J. Chang1
1National Tsing Hua University, Hsinchu, Taiwan; 2TSMC Corporate Research, Hsinchu, Taiwan
3Industrial Technology Research Institute, Hsinchu, Taiwan
4University of Macau, Macau, China
3:45 PM

34.7 A 28nm 2.4Mb/mm2 eDRAM-LUT-Based Digital-Computing-in-Memory Macro with In-Memory Encoding and Refreshing
Y. He1, S. Fan1, X. Li1, L. Lei1, W. Jia1, C. Tang1, Y. Li1, Z. Huang1, Z. Du1, J. Yue1, X. Li1, H. Yang1, H. Jia1, Y. Liu2
1Tsinghua University, Beijing, China; 2Chinese Academy of Sciences, Beijing, China
4:00 PM

34.8 A 22nm 16Mb Floating-Point ReRAM Compute-in-Memory Macro with 31.2TFLOPS/W for AI Edge Devices
T.-H. Wen1,2, J.-H. Hsu1,2, W.-S. Khwa1, P.-C. Wu1,2, J.-W. Su3, Y.-Y. Chen1,3, Z.-E. Ke1,3, J.-H. Wen1, Y.-C. Chang1, W.-T. Hsu1, C.-C. Lo1,3, S.-R. Liu1,3, C.-C. Hsieh1,3, K.-T. Tang1,3, S.-H. Tang1,3, C.-C. Chou1, Y.-D. Chih1, T.-Y. Chang1, M.-F. Chang1
1National Tsing Hua University, Hsinchu, Taiwan
2TSMC Corporate Research, Hsinchu, Taiwan
3TSMC, Hsinchu, Taiwan
4Equally Credited Authors (ECAs)
4:25 PM

34.9 A Flat-SRAM-ADC-Fused Plastic Computing-in-Memory Macro for Learning in Neural Networks in a Standard 14nm FinFET Process
L. Wang1,2, W. Li1, Z. Zhou1,2, H. Gao1,2, Z. Li1,2, W. Ye1,2, H. Hu1, J. Liu1, J. Yue1, J. Yang1, Q. Luo1, C. Du1, Q. Liu1,2, M. Liu1
1Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China
2University of Chinese Academy of Sciences, Beijing, China
3Fudan University, Shanghai, China
4:50 PM

Conclusion 5:15 PM
Machine Learning Hardware: Considerations and Accelerator Approaches

Time: Topic:
8:00 AM Breakfast
8:25 AM Introduction by Chair, Daniel Friedman
IBM Thomas J. Watson Research Center, Yorktown Heights, NY
8:30 AM Introduction to Machine Learning Applications and Hardware-Aware Optimizations
Ranghajaran Venkatesan, Nvidia, Santa Clara, CA
10:00 AM Break
10:30 AM Architecture and Design Approaches to ML Hardware Acceleration: Performance Compute Environment
Leland Chang, IBM Thomas J. Watson Research Center, Yorktown Heights, NY
12:15 PM Lunch
1:20 PM Architecture and Design Approaches to ML Hardware Acceleration: Edge and Mobile Environments
Marian Verhelst, KU Leuven, Leuven, Belgium
2:50 PM Break
3:20 PM Emerging ML Accelerator Approaches: In-Memory Computing Architectures
Naresh Shanbhag, University of Illinois Urbana-Champaign, Champaign, IL
4:50 PM Conclusion

Introduction
The growth in the application of machine learning and artificial intelligence technology to problems across virtually all spheres of endeavor has been and is expected to remain extraordinary. Hardware acceleration for machine learning tasks is a critical vector that has enabled this exceptionally rapid growth. Further accelerator advances are necessary to drive everything from improved efficiency for inference, to support ever-growing network sizes to improvements in support for network training, to enabling broadening of ML deployments across platforms with a wide range of power and performance envelopes. In this short course, we will first present an overview of machine learning and inference, including describing key metrics, frameworks, application areas, and approaches to support model scaling. In the second presentation, we will discuss architectural and design approaches to ML hardware acceleration for applications in high performance compute environments. In the third presentation, we will turn to approaches to mapping ML hardware acceleration to constrained compute footprint contexts as in edge and mobile applications. Finally, we will present a framework for considering a key emerging topic in hardware design for ML acceleration, namely, compute-in-memory approaches.
Deep neural networks (DNNs) have become a crucial solution for tackling complex challenges in a wide range of fields, such as image recognition, natural language processing, robotics, healthcare, and autonomous driving. The landscape of DNN applications is constantly expanding, driving the ongoing evolution of DNN models. These models come in various architectures, including convolutional neural networks, transformers, diffusion models, and more, each tailored to meet the unique demands of their respective applications. These DNN models vary significantly in size and computational complexity, driving the need for efficient neural-network computing chips. This has led to a growing exploration of hardware and software co-design techniques, balancing energy efficiency and performance without compromising accuracy. This short course offers an introductory exploration of different neural network models, shedding light on their individual characteristics and applications. It also delves into various design strategies, emphasizing the importance of achieving a delicate balance between efficiency, scalability, and adaptability across different neural network paradigms, all while paving the way for the emergence of efficient neural network models and computing architectures.

Ranghajaran Venkatesan is a Senior Research Scientist in the ASIC & VLSI Research group in NVIDIA. He received the B.Tech. degree in Electronics and Communication Engineering from the Indian Institute of Technology, Roorkee in 2009 and the Ph.D. degree in Electrical and Computer Engineering from Purdue University in 2014. His research interests are in the areas of low-power VLSI design and computer architecture with particular focus in deep learning accelerators, high-level synthesis, and spintronic memories. He has received Best Paper Awards for his work on deep learning accelerators from the IEEE/ACM Symposium on Microarchitecture (MICRO) and the Journal of Solid-State Circuits (JSSC). His work on spintronic memory design was recognized with the Best Paper Award at the International Symposium on Low Power Electronics and Design (ISLPED), and Best Paper nomination at the Design, Automation and Test in Europe (DATE). He has served as a member of the technical program committees of several leading IEEE/ACM conferences including ISSCC, DAC, MICRO, and ISLPED.

Leland Chang is a Principal Research Scientist and the Senior Manager of AI Hardware at IBM Research, where he leads a team developing AI hardware accelerators for next-generation server and mainframe products. He has worked across technology, circuits, architecture, and software with key technical contributions to FinFET technologies, SRAM scaling, integrated voltage regulators, and AI accelerators. He received the B.S., M.S., and Ph.D. degrees in EECs from UC Berkeley and has authored 100 technical articles and 135 patents. He is a former memory subcommittee chair of the ISSCC technical program committee.
Various applications demand more and more powerful machine inference in resource-scarce distributed devices, such as phones, watches, glasses, robots or drones. To allow intelligent applications at ultra-low energy and low latency, one needs customized processor architectures optimized for extreme edge applications. This need has resulted in the creation of a wide variety of novel hardware architectures, supported by HW-algorithm co-optimization methods. This talk will zoom into ML processor architectures for the edge, as well as tools for efficient mapping of ML algorithms onto such architectures.

Marian Verhelst is professor at the MICAS laboratories of KU Leuven and a research director at imec. Her research focuses on embedded machine learning, hardware accelerators, HW-algorithm co-design and low-power edge processing. She received a PhD from KU Leuven in 2008, and worked as a research scientist at Intel Labs from 2008 till 2010. Marian currently is a member of the board of directors of tinyML, scientific advisor to multiple startups and active in the TPC's of DATE and ESSCIRC. She enjoys science communication as an IEEE SSCS Distinguished Lecturer, as a regular member of the Nerdland science podcast (Dutch), and as the founding mother of KU Leuven's InnovationLab high school program.

In-memory computing (IMC) has emerged as an attractive complement to digital accelerators for enhancing the energy efficiency of machine learning tasks. IMC addresses the energy and latency costs of memory accesses dominating AI workloads by transforming conventional memory accesses into ones that compute functions of data in the memory core. As a result, IMC chips have demonstrated at least an order-of-magnitude reduction in the energy-delay product over equivalent von Neumann architectures at iso-accuracy. IMCs also exhibit a fundamental energy vs. SNR trade-off that designers need to exploit to enhance energy efficiency while meeting task-level accuracy requirements. Since its inception in 2014, IMC design has become an active area of research in the integrated circuits and architecture communities. This talk will provide an overview of IMCs, describe various IMC design principles and architectures, review current trends via data-driven extensive benchmarking of IMC chip prototypes, and identify future opportunities and challenges in deploying IMCs at scale in emerging applications.

Naresh R. Shanbhag is the Jack Kilby Professor of Electrical and Computer Engineering at the University of Illinois at Urbana-Campaign. He received his Ph.D. degree from the University of Minnesota (1993) in Electrical Engineering. From 1993 to 1995, he worked at AT&T Bell Laboratories at Murray Hill where he led the design of high-speed transceiver chips for very-high-speed digital subscriber line (VDSL), before joining the University of Illinois at Urbana-Champaign in August 1995. He has held visiting faculty appointments at the National Taiwan University (Aug.-Dec. 2007) and Stanford University (Aug.-Dec. 2014). His research focuses on the design of energy-efficient systems for machine learning, communications, and signal processing, spanning algorithms, VLSI architectures, and integrated circuits. He has more than 200 publications in this area, holds thirteen US patents, and is a co-author of two books and multiple book chapters (see https://shanbhag.ece.illinois.edu/ for details). He received the 2018 SIA/SRC University Researcher Award, became an IEEE Fellow in 2006, received the 2010 Richard Newton GSRSC Industrial Impact Award, the IEEE Circuits and Systems Society Distinguished Lectureship in 1997, the National Science Foundation CAREER Award in 1996, and multiple best paper awards. In 2000, Dr. Shanbhag co-founded and served as the Chief Technology Officer of the Intersymbol Communications, Inc., which introduced mixed-signal ICs for electronic dispersion compensation of OC-192 optical links, and became a part of Finisar Corporation in 2007. From 2013-17, he was the founding Director of the Systems On Nanoscale Information fabriCts (SONIC) Center, a 5-year multi-university center funded by DARPA and SRC under the STARnet program. He is currently on the leadership teams of the JUMP 2.0 DARPA and SRC funded Centers for Ubiquitous Connectivity (CuIC) and Codesign of Cognitive Systems (CoCoSys), and the NSF-industry funded Center for Advanced Semiconductor Chips for Accelerated Performance (ASAP).
Traditional all-analog circuits consume large area, power, and design time in advanced technology nodes and are highly susceptible to process, voltage, and temperature (PVT) parameter variations. Digital circuits with analog functionality or digitally assisted analog circuits help to mitigate these challenges. Digital circuits require less area and power, offer fast time-to-market, provide greater tolerance to PVT variations, and enable critical storage, programmability, and runtime computational capabilities that enhance traditional analog circuits through techniques like calibration and signal processing.

This forum presents the recent trends and state-of-the-art designs for digitally enhanced analog circuits while highlighting the specific circuit components more favorable to digital or analog implementations to improve target metrics in analog, mixed-signal, RF, and power management systems.

**Agenda**

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Extending and Augmenting Analog with Digital to Overcome Technology Scaling Limitations Alvin Loke, NXP, San Diego, CA</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>Digitally Enhanced Clock Generation and Distribution Ping-Hsuan Hsieh, National Tsing Hua University, Hsinchu City, Taiwan</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>From Microwatts to Terawatts: Managing GPU Power Tawfik Rahal-Arabi, AMD, Bellevue, WA</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>Digital and Mixed-Signal ADC Enhancement Techniques Pieter Harpe, Eindhoven University of Technology, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Sensitivity and Robustness Enhancement of Ultra-Low Power</td>
</tr>
<tr>
<td></td>
<td>Digitally Assisted Wakeup Receivers</td>
</tr>
<tr>
<td></td>
<td>Steven Bowers, University of Virginia, Charlottesville, VA</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>Digitally Enhanced Transceiver for High-Speed Signalling Charlie Boecker, Microsoft, Ames, IA</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Applications of Time-Domain Circuits in SoC’s</td>
</tr>
<tr>
<td></td>
<td>Stephen Kosonocky, AMD, Austin, TX</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Analog Enhanced Digital and Memory Circuits</td>
</tr>
<tr>
<td></td>
<td>Jaydeep Kulkarni, University of Texas Austin, Austin TX</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
Intelligent Sensing

Organizers: Kea-Tiong Tang, National Tsing Hua University, Hsinchu, Taiwan
Mahsa Shoaran, EPFL, Lausanne, Switzerland

Co-Organizers: Rangharajan Venkatesan, NVIDIA, Santa Clara, CA
Marco Berkhout, Goodix Technology, Nijmegen, The Netherlands
Takeshi Sugawara, The University of Electro-Communications, Tokyo, Japan

Champions: Bruce Rae, STMicroelectronics, Edinburgh, United Kingdom
Makoto Ikeda, University of Tokyo, Tokyo, Japan

The forum lies at the interface of sensors and machine learning - including ML architectures for in/near-sensor computing such as biomedical, imaging, environmental, etc. It will cover analog-only architectures, in-memory compute, edge computing, accelerator architectures and technologies that integrate with sensors. The forum will discuss edge compute system tradeoffs in sensor-based applications, system integrations, cloud versus edge computing, and more.

Agenda

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
</tbody>
</table>
| 8:15 AM  | Introduction

Kea-Tiong Tang, National Tsing Hua University, Hsinchu, Taiwan
Mahsa Shoaran, EPFL, Lausanne, Switzerland

| 8:25 AM  | Hope for the Best, but Plan for the Worst: Considering Risk and its Mitigation when Designing Intelligent Sensing Systems

Timothy Denison, University of Oxford, Oxford, United Kingdom

| 9:15 AM  | Intelligent Imager with Processing-in-Sensor Techniques

Chih-Cheng Hsieh, National Tsing Hua University, Hsinchu, Taiwan

<table>
<thead>
<tr>
<th>10:05 AM</th>
<th>Break</th>
</tr>
</thead>
</table>
| 10:20 AM | Activity-Driven Perception for Intelligent Edge Sensory Systems

Shih-Chii Liu, University of Zurich and ETH Zurich, Zurich, Switzerland

| 11:10 AM | Event-Driven Sensory Analog Processing and Massively Parallel Mixed-Signal in-Memory Computing for Distributed Adaptive Intelligence at the Edge

Gert Cauwenberghs, UC San Diego, La Jolla, CA

<table>
<thead>
<tr>
<th>12:00 PM</th>
<th>Lunch</th>
</tr>
</thead>
</table>
| 1:20 PM  | Cross-Layer Innovations for Enabling Real-Time and Efficient Eye Tracking in VR/AR

Yingyan Lin, Georgia Institute of Technology, Atlanta, GA

| 2:10 PM  | Aggressive Design Reuse for Ubiquitous Security - From Design-Time to Run-Time Intelligent Attack Detection and Counteraction

Massimo Alioto, Nat U Singapore, Singapore

<table>
<thead>
<tr>
<th>3:00 PM</th>
<th>Break</th>
</tr>
</thead>
</table>
| 3:15 PM  | Implementing on-Sensor Machine Learning for Ultralow Power, Always-on Inferencing at the Extreme Edge

Mahesh Chowdhary, STMicroelectronics, Santa Clara, CA

| 4:05 PM  | Benefits of System Architecture re-Design for 3D Chiplet Integration Technologies

Dragomir Milojovic, IMEC, Leuven, Belgium

<table>
<thead>
<tr>
<th>4:55 PM</th>
<th>Closing Remarks</th>
</tr>
</thead>
</table>
Recent Developments in High-Performance Frequency Synthesis Circuits and Systems

Organizers: Masoud Babaie, Delft University of Technology, Delft, The Netherlands
Wanghua Wu, Samsung Semiconductor, San Jose, CA

Co-Organizers: Jan Prummel, Renesas Design Netherlands, ‘s-Hertogenbosch, The Netherlands
Wei-Zen Chen, National Yang Ming Chiao Tung University, Hsinchu, Taiwan
Danielle Griffith, Texas Instruments, Dallas, TX
Akihide Sai, Toshiba, Kawasaki, Japan

Champions: Matteo Bassi, Infineon Technologies, Villach, Austria
Arun Natarajan, Oregon State University, Corvallis, OR

Frequency synthesizers are among the most critical blocks in wireless, wireline, and digital clocking applications. This forum will cover the latest advances in frequency synthesis circuits and systems to efficiently generate LO signals with low phase noise, low spurious tones, and large modulation bandwidth. Prior-art techniques will be discussed in-depth, such as energy-efficient reference clocks, high-FOM wide-tuning range VCOs, low-cost low-power PLLs, and modern fractional-N digital PLLs. Special attention will also be given to pulling and spur mitigation techniques, and injection-locked frequency multipliers. The forum will be concluded by exploring mm-wave PLLs for 5G communication systems, and FMCW generation for high-performance car radars.

Agenda

Time | Topic
--- | ---
8:00 AM | Breakfast
8:15 AM | Introduction
Masoud Babaie, Delft University of Technology, Delft, The Netherlands
8:25 AM | Low-Jitter Frequency Generation and Synthesis Utilizing BAW Resonator
Michael Perrott, Texas Instruments, Manchester, NH
9:15 AM | Design Techniques to Improve Phase Noise and Tuning Range of Modern RF/mmW Oscillators
Mina Shahmohammadi, NXP Semiconductors, Delft, The Netherlands
10:05 AM | Break
10:20 AM | Low-Power Fractional-N Digital PLL Design Techniques
Kenichi Okada, Tokyo Institute of Technology, Tokyo, Japan
11:10 AM | High Performance Digital Fractional-N PLLs for Connectivity Standards
Ashoke Ravi, Intel, Hillsboro, OR
12:00 PM | Lunch
1:20 PM | Design of Advanced Low-Jitter Ring Oscillator-Based ILCMs
Suneui Park, Samsung Electronics, Hwaseong, Korea
2:10 PM | Prediction and Mitigation of Spurs in Fractional Synthesizers
Michael Peter Kennedy, University College Dublin, Dublin, Ireland
3:00 PM | Break
3:15 PM | DSM Noise Suppression in Analog Frequency Synthesizers: From Low-Power Design to High-Performance mm-Wave Design
David Murphy, Broadcom, Irvine, CA
4:05 PM | Linearization Techniques for FMCW Generation in Car Radar Applications
Luigi Grimaldi, Infineon Technologies, Villach, Austria
4:55 PM | Closing Remarks
The next generation of highly integrated transceivers for high throughput applications poses significant design challenges in terms of power efficiency, signal integrity, ISI and noise cancellation. This forum discusses the key issues for deploying 100G+ SERDES and design approaches for 200G+, including noise mitigation, power efficient analog/digital equalization schemes (CTLE, analog FFE, DSP FFE/DFE/MLSD), modulation, and system integration (packaging, connectors, etc).

Optical transceivers also play a crucial role in extending the reach of electrical interconnects as data rates continue to increase. Various aspects of optical transceivers based on silicon photonics are discussed, such as foundry perspectives, directly modulated vs coherent optical links, packaging techniques and fiber termination challenges. In addition, the forum covers emerging technologies including co-packaged optics and heterogenous integration of both photonic and electronic chiplets, promising denser integration while introducing new challenges.

The agenda:

<table>
<thead>
<tr>
<th>Time</th>
<th>Topic</th>
</tr>
</thead>
<tbody>
<tr>
<td>8:00 AM</td>
<td>Breakfast</td>
</tr>
<tr>
<td>8:15 AM</td>
<td>Introduction</td>
</tr>
<tr>
<td>8:25 AM</td>
<td>Highlights and Challenges in Deploying 100G+ SERDES</td>
</tr>
<tr>
<td>9:15 AM</td>
<td>The Impact of Industry Trends on 200+Gbps Wireline R&amp;D</td>
</tr>
<tr>
<td>10:05 AM</td>
<td>Break</td>
</tr>
<tr>
<td>10:20 AM</td>
<td>Beyond 200Gbps Electrical Transceivers – Circuit Architecture,</td>
</tr>
<tr>
<td></td>
<td>Design Implementation and Silicon-Based Results</td>
</tr>
<tr>
<td>11:10 AM</td>
<td>Modulation Schemes for Ultra-High-Speed Transceivers</td>
</tr>
<tr>
<td>12:00 PM</td>
<td>Lunch</td>
</tr>
<tr>
<td>1:20 PM</td>
<td>Silicon Photonics Based High Throughput Optical Transceivers</td>
</tr>
<tr>
<td>2:10 PM</td>
<td>Micro-Transfer Printing for Heterogeneous Electronic-Photonic</td>
</tr>
<tr>
<td></td>
<td>Integrated Circuits</td>
</tr>
<tr>
<td>3:00 PM</td>
<td>Break</td>
</tr>
<tr>
<td>3:15 PM</td>
<td>Silicon Photonics and Foundry Requirements for AI Datacenters</td>
</tr>
<tr>
<td>4:05 PM</td>
<td>Electronic-Photonic Systems-on-Chip for Compute,</td>
</tr>
<tr>
<td></td>
<td>Communications and Sensing</td>
</tr>
<tr>
<td>4:55 PM</td>
<td>Closing Remarks</td>
</tr>
</tbody>
</table>
## Analog Subcommittee

**Chair:** Maurits Ortmanns  
**Institute of Microelectronics University of Ulm, Ulm, Germany**

<table>
<thead>
<tr>
<th>Name</th>
<th>Institution/Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ippei Akita</td>
<td>AIST, Tsukuba, Japan</td>
</tr>
<tr>
<td>Jens Anders</td>
<td>University of Stuttgart, Stuttgart, Germany</td>
</tr>
<tr>
<td>Marco Berkhout</td>
<td>Goodix Technology, Nijmegen, The Netherlands</td>
</tr>
<tr>
<td>Chinwuba Ezekwe</td>
<td>Robert Bosch, Sunnyvale, CA</td>
</tr>
<tr>
<td>Qinwen Fan</td>
<td>Delft University of Technology, Delft, The Netherlands</td>
</tr>
<tr>
<td>Danielle Griffith</td>
<td>Texas Instruments, Dallas, TX</td>
</tr>
</tbody>
</table>

## Data Converters Subcommittee

**Chair:** Jan Westra  
**Broadcom, Bunnik, The Netherlands**

<table>
<thead>
<tr>
<th>Name</th>
<th>Institution/Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lucien J. Breems</td>
<td>NXP Semiconductors, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>Pieter Harpe</td>
<td>Eindhoven University of Technology, Eindhoven, The Netherlands</td>
</tr>
<tr>
<td>Benjamin Herschberg</td>
<td>Intel, Portland, OR</td>
</tr>
<tr>
<td>Jongwoo Lee</td>
<td>Samsung Electronics, Gyunggi-do, Korea</td>
</tr>
<tr>
<td>Ying-Zu Lin</td>
<td>Mediatek, Hsinchu, Taiwan</td>
</tr>
<tr>
<td>Nima Maghari</td>
<td>University of Florida, Gainesville, FL</td>
</tr>
<tr>
<td>Shahrzad Naraghi</td>
<td>Legato Logic, San Jose, CA</td>
</tr>
<tr>
<td>Shanthi Pavan</td>
<td>IIT Madras, Chennai, India</td>
</tr>
<tr>
<td>Hajime Shibata</td>
<td>Analog Devices, Toronto, Canada</td>
</tr>
<tr>
<td>Shiyu Su</td>
<td>University of Waterloo, Los Angeles, CA</td>
</tr>
<tr>
<td>Nan Sun</td>
<td>Tsinghua University, Beijing, China</td>
</tr>
<tr>
<td>Yan Zhu</td>
<td>University of Macau, Taipa, Macau, China</td>
</tr>
</tbody>
</table>
Digital Architectures & Systems (DAS) Subcommittee

Chair: Rahul Rao
IBM India, Bangalore, India

Mark A. Anders
Intel, Hillsboro, OR

Shidhartha Das
Advanced Micro Devices
Cambridge, United Kingdom

Ji-Hoon Kim
Ewha Womans University, Seoul, Korea

Yongpan Liu
Tsinghua University, Beijing, China

Hugh Mair
MediaTek, Austin, TX

Sugako Otani
Renesas Electronics, Tokyo, Japan

Soojung Ryu
SAEON Korea, Gyeonggi-do, Korea

Sophia Shao
UC Berkeley, Berkeley, CA

Rangharajan Venkatesan
NVIDIA, Santa Clara, CA

Chia-Hsiang Yang
National Taiwan University, Taipei, Taiwan

Digital Circuits (DCT) Subcommittee

Chair: Keith Bowman
Qualcomm, Raleigh, NC

Benton Calhoun
University of Virginia, Charlottesville, VA

Eric Jia-Wei Fang
Mediatek, Hsinchu, Taiwan

Kazuki Fukuoka
Renesas Electronics, Tokyo, Japan

Tanay Karnik
Intel, Hillsboro, OR

Huichu Liu
Meta Agile Silicon Team
Menlo Park, CA

Jun-Seok Park
Samsung Electronics
Gyeonggi-do, Korea

Arijit Raychowdhury
Georgia Institute of Technology
Atlanta, GA

Akiihide Sai
Toshiba, Kawasaki, Japan

Visvesh Sathe
Georgia Institute of Technology, Atlanta, GA

Jae-sun Seo
Cornell Tech, New York, NY

Yvain Thonnart
CEA-List, Grenoble, France

Heein Yoon
Ulsan National Institute of Science and Technology
Ulsan, Korea

IMMD Subcommittee

Chair: Rikky Muller
University of California, Berkeley, Berkeley, CA

Jun-Chau Chien
National Taiwan University, Taipei, Taiwan

Leonardo Gasparini
Fondazione Bruno Kessler, Trento, Italy

Sohmyung Ha
New York University
New York University Abu Dhabi
Abu Dhabi, UAE

Mutsumi Hamaguchi
Sharp, Nara, Japan

Taekwang Jang
ETH Zurich, Zurich, Switzerland

Mehdi Kiani
The Pennsylvania State University
University Park, PA

Seong-Jin Kim
Ulsan National Institute of Science and Technology
Ulsan, Korea

Junghyup Lee
DGIST, Daegu, Korea

Carolina Mora-Lopez
Imec, Leuven, Belgium

Masaki Sakakibara
Sony Semiconductor Solutions, Kanagawa, Japan

Sanshiro Shishido
Panasonic Holdings, Osaka, Japan

Mahsa Shoaran
EPFL, Geneva, Switzerland

Andreas Suess
OMNIVISION Technologies, Santa Clara, CA

Kea-Tiong (Samuel) Tang
National Tsing Hua University, Hsinchu, Taiwan

Johan Vanderhaegen
Google, Mountain View, CA

Augusto Ximenes
Meta Platforms, Redmond, WA

Jerald Yoo
National University of Singapore
Singapore
Memory Subcommittee
Chair: Meng-Fan Chang
National Tsing Hua University, Hsinchu, Taiwan

Ankur Agrawal
IBM T. J. Watson Research Center
Yorktown Heights, NY

Juang-Ying Chueh
Etron Technology, Taipei, Taiwan

Takashi Ito
Renesas, Tokyo, Japan

Eric Karl
Intel, Portland, OR

Dongkyun Kim
SK hynix, Gyeonggi-do, Korea

Hye-Ran Kim
Samsung Electronics, Gyeonggi-do, Korea

Seung-Jae Lee
Samsung, Gyeonggi-do, Korea

Ming Liu
Fudan University, Shanghai, China

Violante Moschiano
Intel Italia, Rome, Italy

Hidehiro Shiga
KIOXIA, Yokohama, Japan

Eric Wang
TSMC, Hsinchu, Taiwan

John Wuu
Advanced Micro Devices, Fort Collins, CO

Power Management Subcommittee
Chair: Bernhard Wicht
University of Hannover, Hannover, Germany

Patrik Arno
STMicroelectronics, Grenoble, France

Saurav Bandyopadhyay
Texas Instruments, Dallas, TX

Ke-Horng Chen
National Yang Ming Chiao Tung University
Hsinchu, Taiwan

Lin Cheng
University of Science and Technology of China
Anhui, China

Shusuke Kawai
Toshiba, Kawasaki, Japan

Xugang Ke
Zhejiang University, Zhejiang,

Dongsu Kim
Samsung Electronics, Gyeonggi-do, Korea

Hyun-Sik Kim
KAIST, Daejeon, Korea

Harish Krishnamurthy
Intel, Hillsboro, OR

Hanh-Phuc Le
University of California, San Diego
La Jolla, CA

Xun Liu
The Chinese University of Hong Kong,
Shenzhen, China

Yan Lu
University of Macau, Taipa, Macao, China

Kousuke Miyaji
Shinshu University, Nagano, Japan

Jiseon Paek
Pusan National University, Pusan, Korea

John Pigott
NXP Semiconductors, Chandler, AZ

Gael Pillonnet
CEA-LETI, Grenoble, France

Frank Prämabing
Infineon Technologies Austria
Villach, Austria

Xin Zhang
IBM T. J. Watson Research Center
Yorktown Heights, NY
RF Subcommittee
Chair: Brian Ginsburg
Texas Instruments, Dallas, TX

Masoud Babaie
Delft University of Technology
Delft, The Netherlands

Yves Baeyens
Nokia - Bell Labs, Murray Hill, NJ

Dmytro Cherniak
Infineon Technologies, Villach, Austria

Jaehyook Choi
Seoul National University, Korea

Wei Deng
Tsinghua University, Beijing, China

Jeremy Dunworth
Qualcomm Technologies, San Diego, CA

Hirosi Hamada
NTT, Kanagawa Japan

Ruonan Han
Massachusetts Institute of Technology
Cambridge, MA

Mona Hella
Rensselaer Polytechnic Institute, Troy, NY

Yu-Li Hsueh
Mediatek, Hsinchu, Taiwan

Salvatore Levantino
Politecnico di Milano, Milano, Italy

Xun Luo
University of Electronic Science and Technology of China
Chengdu, China

Swaminathan Sankaran
Texas Instruments, Dallas, TX

Henrik Sjöland
Lund University, Lund, Sweden

Jeff Walling
Virginia Tech, Blacksburg, VA

Wanghua Wu
Samsung Semiconductor, San Jose, CA

Hongtao Xu
Fudan University, Shanghai, China

Jun Yin
University of Macau, Taipa, Macau, China

Security Subcommittee
Chair: Ingrid Verbauwhede
KU Leuven, Leuven, Belgium

Utsav Banerjee
Indian Institute of Science, Karnataka, India

Chiraag Juvekar
Apple, San Carlos, CA

Yong Ki Lee
Samsung Electronics, Gyeonggi-do, Korea

Sanu Mathew
Intel, Hillsboro, OR

Thomas Poeppelmann
Infineon Technologies, Neubiberg, Germany

Shreyas Sen
Purdue University, West Lafayette, IN

Takeshi Sugawara
The University of Electro-Communications
Tokyo, Japan

TD Subcommittee
Chair: Ali Hajimiri
Caltech, Pasadena, CA

Firooz Aflatouni
University of Pennsylvania, Philadelphia, PA

Joseph Bardin
Google & UMass Amherst, Goleta, CA

Denis Daly
Apple, Wellesley, MA

Giorgio Ferrari
Politecnico di Milano, Milano, Italy

Shawn Shuo-Hung Hsu
National Tsing Hua University
Hsinchu, Taiwan

Kyeongha Kwon
KAIST, Daejeon, Korea

Noriyuki Miura
Osaka University, Osaka, Japan

Alyosha Molnar
Cornell University, Ithaca, NY

Daniel H. Morris
Meta, Sunnyvale, CA

Fabio Sebastiano
Delft University of Technology
Delft, The Netherlands

Kaushik Sengupta
Princeton University, Princeton, NJ

Sudip Shekhar
University of British Columbia
Vancouver, Canada

Guy Torfs
Ghent University, Gent, Belgium

Rabia Tugce Yazicioglu
Boston University, Boston, MA

Milin Zhang
Tsinghua University, Beijing, China
Wireless Subcommittee
Chair: Chih-Ming Hung
MediaTek, Taipei, Taiwan

Matteo Bassi
Infineon Technologies, Villach, Austria

Venumadhav Bhagavatula
Samsung Semiconductor, San Jose CA

Wu-Hsin Chen
Qualcomm, San Diego, CA

Vito Giannini
Ufnder, Austin, TX

Giuseppe Gramegna
imec, Leuven, Belgium

Jane Gu
University of California, Davis
Davis, CA

Renzhi Liu
Intel, Hillsboro, OR

Byung-Wook Min
Yonsei University, Seoul, Korea

Jan Prummel
Renesas Design Netherlands
’s-Hertogenbosch, The Netherlands

Negar Reiskarimian
Massachusetts Institute of Technology
Cambridge, MA

Bodhisatwa Sadhu
IBM T. J. Watson Research Center
Yorktown Heights, NY

Shahriar Shahrman
Nokia – Bell Labs, New Providence, NJ

Ho-Jin Song
Pohang University of Science and Technology
Pohang, Korea

David Wentzloff
University of Michigan, Everactive
Ann Arbor, MI

Yun Yin
Fudan University, Shanghai, China

Yuanjin Zheng
Nanyang Technological University
Singapore, Singapore

Alireza Zolfaghari
Broadcom, Irvine, CA

Wireline Subcommittee
Chair: Thomas Toifl
Cisco Systems, Thalwil, Switzerland

Tamer Ali
Mediatek, Irvine, CA

Wei-Zen Chen
National Yang Ming Chiao Tung University
Hsinchu, Taiwan

Zeynep Deniz
IBM, Yorktown Heights, NY

Masum Hossain
Carleton University, Ottawa, Canada

Kenny Hsieh
TSMC, Hsinchu, Taiwan

Jay Im
AMD, San Jose, CA

Mozhgan Mansuri
Intel, Hillsboro, OR

Didem Turker Melek
Cadence Design Systems, San Jose, CA

Peter Ossieur
Imec, University of Ghent
Ghent, Belgium

Ben Rhew
Samsung, Gyeonggi-do, Korea
EUROPEAN REGIONAL SUBCOMMITTEE

ITPC EUROPEAN REGIONAL CHAIR
Matteo Bassi
Infineon Technologies AG, Villach, Austria

ITPC EUROPEAN REGIONAL VICE CHAIR
Viola Schaffer
Texas Instruments, Freising, Germany

ITPC EUROPEAN REGIONAL SECRETARY
Jens Anders
University of Stuttgart, Stuttgart, Germany

Patrik Arno
STMicroelectronics, Grenoble, France

Masoud Babaie
Delft University of Technology
Delft, The Netherlands

Marco Berkhout
Goodix Technology
Nijmegen, The Netherlands

Lucien J. Breems
NXP Semiconductors
Eindhoven, The Netherlands

Dmytro Cherniak
Infineon Technologies, Villach, Austria

Shidhartha Das
Advanced Micro Devices
Cambridge, United Kingdom

Qinwen Fan
Delft University of Technology
The Netherlands

Giorgio Ferrari
Politecnico di Milano, Milano, Italy

Leonardo Gasparini
Fondazione Bruno Kessler, Povo, Italy

Giuseppe Gramegna
imec, Leuven, Belgium

Sohmyung Ha
New York University
New York University Abu Dhabi
Abu Dhabi, UAE

Pieter Harpe
Eindhoven University of Technology
Eindhoven, The Netherlands

Taekwang Jang
ETH Zurich, Zurich, Switzerland

Salvatore Levantino
Politecnico di Milano, Milano, Italy

Carolina Mora-Lopez
Imec, Leuven, Belgium

Violante Moschiano
Intel Italia SPA, Rome, Italy

Maurits Ortmans
University of Ulm, Ulm, Germany

Peter Ossieur
Imec, Univ. Ghent, Ghent, Belgium

Gael Pillonnet
CEA-Leti, Grenoble, France

Thomas Poeppelmann
Infineon Technologies
Neubiberg, Germany

Frank Prâmaßing
Infineon Technologies Austria AG
Villach, Austria

Jan Prummel
Renesas Design Netherlands B.V.
’s-Hertogenbosch, The Netherlands

Fabio Sebastiano
Delft University of Technology
Delft, The Netherlands

Mahsa Shoaran
EPFL, Geneva, Switzerland

Henrik Sjöland
Lund University, Lund, Sweden

Yvain Thonnart
CEA-List, Grenoble, France

Thomas Toifl
Cisco Systems, Thalwil, Switzerland

Guy Torfs
Ghent University, Gent, Belgium

Ingrid Verbauwhede
KU Leuven, Leuven, Belgium

Jan Westra
Broadcom, Bunnik, The Netherlands

Bernhard Wicht
University of Hannover
Hannover, Germany
FAR EAST REGIONAL SUBCOMMITTEE

ITPC FAR-EAST REGIONAL CHAIR
Man-Kay Law
University of Macau, Taipa, Macau, China

ITPC FAR-EAST REGIONAL VICE CHAIR
Jaehyouk Choi
Seoul National University, Korea

ITPC FAR-EAST REGIONAL SECRETARY
Wei-Zen Chen
National Yang Ming Chiao Tung University (NYCU), Hsin-Chu, Taiwan

ITPC FAR-EAST REGIONAL ASSOCIATE SECRETARY
Kousuke Miyaji
Shinshu University, Nagano, Japan

Ippei Akita
AIST, Tsukuba, Japan

Utsav Banerjee
Indian Institute of Science, Bengaluru, India

Meng-Fan Chang
National Tsing Hua University, Hsinchu, Taiwan

Ke-Horng Chen
National Yang Ming Chiao Tung University, Hsinchu, Taiwan

Lin Cheng
University of Science and Technology of China, Hefei, China

Jun-Chau Chien
National Taiwan University, Taipei, Taiwan

Juang-Ying Chueh
Etron Technology, Taipei, Taiwan

Wei Deng
Tsinghua University, Beijing, China

Eric Jia-Wei Fang
Mediatek, Hsinchu City, Taiwan

Kazuki Fukuoka
Renesas Electronics, Tokyo, Japan

Hiroshi Hamada
NTT, Kanagawa, Japan

Mutsumi Hamaguchi
Sharp Corporation, Nara, Japan

Kenny Hsieh
TSMC, Hsinchu, Taiwan

Shawn Shuo-Hung Hsu
National Tsing Hua University, Hsinchu, Taiwan

Yu-Li Hsueh
Mediatek, Hsinchu, Taiwan

Chih-Ming Hung
MediaTek, Taipei, Taiwan

Takashi Ito
Renesas, Tokyo, Japan

Minkyu Je
KAIST, Daejeon, Korea

Shusuke Kawai
Toshiba, Kawasaki, Japan

Xugang Ke
Zhejiang University, Zhejiang, China

Dongkyun Kim
SK hynix, Gyeonggi-do, Korea

Dongsu Kim
Samsung Electronics, Gyeonggi-do, Korea

Hye-Ran Kim
Samsung Electronics, Gyeonggi-do, Korea

Hyun-Sik Kim
KAIST, Daejeon, Korea

Ji-Hoon Kim
Ewha Womans University, Seoul, Korea

Seong-Jin Kim
Ulsan National Institute of Science and Technology, Ulsan, Korea

Kyeongha Kwon
KAIST, Daejeon, Korea

Jongwoo Lee
Samsung Electronics, Gyeonggi-do, Korea

Junghyun Lee
DGIST, Daegu, Korea

Seung-Jae Lee
Samsung, Gyeonggi-do, Korea

Yong Ki Lee
Samsung Electronics, Gyeonggi-do, Korea
CONFERENCE INFORMATION

HOW TO REGISTER FOR ISSCC

Online: This is the only way to register and will give you immediate email confirmation of your events. Go to the ISSCC website at www.isscc.org and select the link to the Registration website.

Payment Options: Immediate payment can be made online via credit card. Alternative payment options are available including payment by check. Payment must be made within 10 days to hold your registration. Registrations received without full payment will not be processed until payment is received at YesEvents. Please read the instructions on the Registration website.

COVID 19 PROTOCOLS

The health and safety of our conference attendees is our top priority. The ISSCC 2024 conference Organizing Committee remains vigilant in monitoring the COVID-19 pandemic. The conference will follow CDC and State of California guidelines. ISSCC is planned as an in-person event but it also has an online offering. We look forward to you joining us in San Francisco, CA. If you don’t feel comfortable participating in large gatherings, or if your organization has travel restrictions, we encourage you to join us online.

MASKS, VACCINATION, SANITIZERS

Masks help slow the spread of the virus. They help to protect the medically vulnerable and those unable to get vaccinated. In San Francisco there are no longer masking requirements for most people. People may choose to wear masks, even when they are not required. Respect the choices others make for their health.

Currently, proof of vaccination is no longer required in meetings in San Francisco. We will be monitoring that regulation and the ISSCC website will be updated as regulations change.

Hand sanitizing lotion will be available throughout the hotel and at the Registration desk.

REGISTRATION DESK HOURS:

<table>
<thead>
<tr>
<th>Day</th>
<th>Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>Saturday, February 17:</td>
<td>4:00 pm to 7:00 pm</td>
</tr>
<tr>
<td>Sunday, February 18:</td>
<td>7:00 am to 8:30 pm</td>
</tr>
<tr>
<td>Monday, February 19:</td>
<td>6:30 am to 4:00 pm</td>
</tr>
<tr>
<td>Tuesday, February 20:</td>
<td>8:00 am to 4:00 pm</td>
</tr>
<tr>
<td>Wednesday, February 21:</td>
<td>8:00 am to 4:00 pm</td>
</tr>
<tr>
<td>Thursday, February 22:</td>
<td>7:00 am to 2:00 pm</td>
</tr>
</tbody>
</table>

Students must present their Student ID at the Registration Desk to receive the student rates.

Those registering at the IEEE Member rate must provide their IEEE Membership number.

Deadlines: The deadline for registering at the Early Registration rates is 12:00 Midnight EST Sunday January 14, 2024. After January 14th, and before 12:00 Midnight EST Monday January 29th, 2024, registrations will be processed at the Late Registration rates. After January 29th, you must register at the on-site rates. You are urged to register early to obtain the lowest rates and ensure your participation in all aspects of ISSCC.

Cancellations/Adjustments: Prior to 12:00 Midnight EST Monday January 29, 2024, conference registration can be cancelled. Fees paid will be refunded (less a processing fee of $75). Send an email to the registration contractor at ISSCCinfo@yesevents.com to cancel or make other adjustments.

No refunds will be made after 12:00 Midnight EST January 29th, 2024. Paid registrants who do not attend the conference will have access to the on-demand material.
IEEE MEMBERSHIP SAVES ON ISSCC REGISTRATION

Take advantage of significantly reduced ISSCC fees by using your IEEE membership number. Additional savings are available for members of the IEEE Solid-State Circuits Society. If you’re an IEEE member and have forgotten your member number, simply phone IEEE at 1(800) 678-4333 (US and Canada) or +1 732 981 0060 (all other regions) and ask. IEEE membership staff will take about two minutes to look up your number for you. If you come to register on site without your membership card, you can phone IEEE then, too. Or you can request a membership number look-up online at https://supportcenter.ieee.org. If you’re not an IEEE member, consider joining before you register to save on your fees. Join online at www.ieee.org/join any time and you’ll receive your member number by email. When joining IEEE you can also select a Solid-State Circuits Society (SSCS) membership, which more than pays for itself by giving you an additional $30 off the registration fee among other benefits.

SSCS MEMBERSHIP

A VALUABLE PROFESSIONAL RESOURCE FOR YOUR CAREER GROWTH

Stay Current! Get Connected! Invest in your Career! Membership in the Solid-State Circuits Society offers you the chance to explore solutions within a global community of colleagues in our field. Membership extends to you the opportunity to grow and share your knowledge, hone your expertise, expand or specialize your network of colleagues, advance your career, and give back to the profession and your local community.

SSCS MEMBERSHIP DELIVERS:

- Tools for Career growth
- Networking with peers
- Leadership opportunities
- Educational development
- Recognition for your achievements

We invite you to join or renew today to participate in exclusive educational events, access to leading research and best practice literature, and start your own career legacy by mentoring students and young professionals entering our field. It all starts with becoming a member of the Solid-State Circuits Society where you can:

- Keep up with the latest trends and cutting-edge developments in our industry - through our electronic newsletters, member magazine “Solid-State Circuits Magazine”, and our award winning “Journal of Solid State Circuits”.
- Access valuable career and educational tools - saving you both time and money with 24/7 access to our website and members-only professional development and educational material, Distinguished Lecturer Tours, Tutorials, and webinars by subject matter experts.
- Connect with your Peers - valuable networking opportunities through our world-class conferences, publication offerings, social media extensions, and interactive educational opportunities.
- Access publications and EBooks - discounted access to vast online document libraries of journals, standards, and conference papers offer you one-third of the world’s technical research to keep your knowledge current. Publications included in your SSCS membership are the “RFIC Virtual Journal” (RFVJ) and the “Journal on Exploratory Solid-State Computational Devices and Circuits” (JxCDC), Solid State Letters, and our newest Journal, the "Open Journal of the Solid-state Circuits Society" (OJ-SSCS) a fully open-access publication.
SSCS MEMBERSHIP SAVES EVEN MORE ON ISSCC REGISTRATION

This year, SSCS members will again receive an exclusive benefit of a $30 discount on the registration fee for ISSCC in addition to the IEEE discount. Also, the SSCS will again reward our members with a $10 Starbucks gift card when they attend the Conference as an SSCS member in good standing.

Join or renew your membership with IEEE’s Solid-State Circuits Society today at sscs.ieee.org - you will not want to miss out on the opportunities and benefits your membership will provide now and throughout your career.

ITEMS INCLUDED IN REGISTRATION

Technical Sessions & more: In person registration includes admission to all technical and evening sessions starting Sunday evening and continuing throughout Monday, Tuesday and Wednesday. Access to author interviews, social hours, to the Student Research Preview, to the Demo Sessions, to the open Women in Circuits Programs and to the new Exhibition are also included. ISSCC does not offer partial conference registrations.

Technical Book Display: Several technical publishers will have collections of professional books and textbooks for sale during the Conference. The Book Display will be open on Monday from Noon to 7:00 pm; on Tuesday from 10:00 am to 7:00 pm; and on Wednesday from 10:00 am to 3:00 pm.

Exhibition: For the first time in 2024, ISSCC is planning to organize an Exhibition open to Companies and non-academic Research Institutions. The main aim of the Exhibition is to showcase the participating Corporations/Institutions, their products and their applications. The Exhibition will be open on Monday from 3:00 pm to 8:00 pm; on Tuesday from 9:30 am to 1:30 pm; and on Tuesday from 3:00 pm to 8:00 pm.

Demonstration Sessions: Hardware demonstrations will support selected papers on Monday and Tuesday evenings.

Author Interviews: Author Interviews will be held Monday, Tuesday and Wednesday evenings. Authors from each day’s papers will be available to discuss their work.

Monday and Tuesday Social Hours: Refreshments will be available starting at 5:30 pm.

University Events: Several universities are planning social events during the Conference. Check the University Events display at the conference for the list of universities, locations and times of these events.

Publications: All ISSCC registrants will be able to access online the Digital Digest and the registrations of the Technical Presentations. Besides, Conference registration includes:

- Papers Visuals: The visuals from all papers presented will be available by download.
- Demonstration Session Guidebook: A descriptive guide to the Demonstration Session will be available by download.
- Note: Instructions will be provided for access to all downloads. Downloads will be available both during the Conference and for a limited time afterwards.

OPTIONAL EVENTS

Educational Events: Many educational events are available at ISSCC for an additional fee. There are ten 90-minute Tutorials and two all-day Forums on Sunday. There are four additional all-day Forums on Thursday as well as an all-day Short Course. All events include a course handout in color. The Forums and Short Course include breakfast, lunch and break refreshments. The Tutorials include break refreshments. See the schedule for details of the topics and times.
CONFERENCE INFORMATION

OPTIONAL PUBLICATIONS

ISSCC 2024 Publications: The following ISSCC 2024 digital publications can be purchased in advance or on site:

2024 ISSCC Download USB: All of the downloads included in conference registration, (regular papers and presentations) (mailed in March)

2024 Tutorials USB: All of the 90 minute Tutorials (mailed in June).

2024 Short Course USB: (mailed in June).

The Short Course and Tutorial USBs contain audio and written English transcripts synchronized with the presentation visuals. In addition, the USBs contain a pdf file of the presentations and pdf files of key reference material.

Earlier ISSCC Publications: Selected publications from earlier conferences can be purchased. There are several ways to purchase this material:

-Items listed on the registration website can be purchased with registration and picked up at the conference.

-Visit the ISSCC Publications Desk. This desk is located in the registration area and has the same hours as conference registration. With payment by cash, check or credit card, you can purchase materials at this desk. See the posted list at the Conference for titles and prices.

-Visit the ISSCC website at www.isscc.org and click on the link “SHOP/Shop ISSCC/Shop Now” where you can order online or download an order form to mail, email or fax. For a small shipping fee, this material will be sent to you immediately and you will not have to wait until you attend the Conference to get it.

HOW TO MAKE HOTEL RESERVATIONS

Online: ISSCC participants are urged to make their hotel reservations at the San Francisco Marriott Marquis online. Go to the conference website and click on the Hotel Reservation link. Conference room rates are $279 for a single/double (per night plus tax). In addition, ISSCC attendees booked in the ISSCC group receive in-room Internet access for free. All online reservations require the use of a credit card. Online reservations are confirmed immediately. You should print the page containing your confirmation number and reservation details and bring it with you when you travel to ISSCC. Telephone: Call 877-622-3056 (US) or 415-896-1600 and ask for “Reservations.” When making your reservation, identify the group as ISSCC 2024 to get the group rate.

Hotel Deadline: Reservations must be received at the San Francisco Marriott Marquis no later than 5 pm Pacific Time January 29th, 2024 to obtain the special ISSCC rates. A limited number of rooms are available at these rates. Once this limit is reached or after January 29th, the group rates may no longer be available and reservations will be filled at the best available rate. Changes: Before the hotel deadline, your reservation can be changed by calling the telephone numbers above. After the hotel deadline, call the Marriott Marquis at 415-896-1600 (ask for “Reservations”). Have your hotel confirmation number ready.

IEEE NON-DISCRIMINATION POLICY

IEEE is committed to the principle that all persons shall have equal access to programs, facilities, services, and employment without regard to personal characteristics not related to ability, performance, or qualifications as determined by IEEE policy and/or applicable laws.

EVENT PHOTOGRAPHY

Attendance at, or participation in, this conference constitutes consent to the use and distribution by IEEE of the attendee’s image or voice for informational, publicity, promotional and/or reporting purposes in print or electronic communications media. Video or audio recording by participants or other attendees during any portion of the conference is not allowed without special prior written permission of IEEE.
CONFERENCE INFORMATION

TAking Pictures, Videos or Audio Recordings During Any of the Sessions Is Not Permitted

REFERENCE INFORMATION

Conference Website: www.isscc.org
ISSCC Email: ISSCC@ieee.org
Registration questions: ISSCCinfo@yesevents.com

Hotel Information: San Francisco Marriott Marquis
780 Mission Street
San Francisco, CA 94103
Phone: 415-896-1600

Press Information: Laura C. Fujino
University of Toronto
Email: lcfujino@aol.com
Phone: 416-418-3034

Registration: YesEvents
PO Box 3024
Westminster, MD 21158
Email: issccinfo@yesevents.com
Phone: 800-937-8728
Fax: 410-559-2236

Hotel Transportation
Visit the ISSCC website “Registration/Transportation from Airport” page for helpful travel information and links. You can get a map and driving directions from the hotel website at:

Next ISSCC Dates and Location:
ISSCC 2025 will be held on February 16-20, 2025
at the San Francisco Marriott Marquis Hotel.

SUBCOMMITTEE CHAIRS

Analog: Maurits Ortmanns
Data Converters: Jan Westra
Digital Architectures & Systems: Rahul Rao
Digital Circuits: Keith Bowman
Imagers, MEMS, Medical & Displays: Rikky Muller
Memory: Meng-Fan Chang
Power Management: Bernhard Wicht
RF: Brian Ginsburg
Security: Ingrid Verbauwhede
Technology Directions: Ali Hajimiri
Wireless: Chih-Ming Hung
Wireline: Thomas Toifl

Program-Committee Chair: Frank O’Mahony
Program-Committee Vice-Chair: Thomas Burd
Conference Chair: Eugenio Cantatore