ISSCC BUSINEERS SENGINEERS UNIVERSITY OF PENNSYLVANIA

**2017 IEEE** INTERNATIONAL **SOLID-STATE CIRCUITS CONFERENCE** 

EEE SOLID-STATE CIRCUITS SOCIETY

FEBRUARY 5, 6, 7, 8, 9

**CONFERENCE THEME:** 

INTELLIGENT CHIPS FOR A SMART WORLD

SAN FRANCISCO MARRIOTT MARQUIS HOTEL

## ISSCC VISION STATEMENT

The International Solid-State Circuits Conference is the foremost global forum for presentation of advances in solid-state circuits and systems-on-a-chip. The Conference offers a unique opportunity for engineers working at the cutting edge of IC design and application to maintain technical currency, and to network with leading experts.

## CONFERENCE TECHNICAL HIGHLIGHTS

On Sunday, February  $5^{\text{th}}$ , the day before the official opening of the Conference, ISSCC 2017 offers:

- A choice of up to 4 of a total of 10 Tutorials, or
- A choice of 1 of 2 all-day Advanced-Circuit-Design Forums

The 90-minute tutorials offer background information and a review of the basics in specific circuit-design topics. In the all-day Advanced-Circuit-Design Forums, leading experts present state-of-the-art design strategies in a workshop-like format. The Forums are targeted at designers experienced in the technical field.

On Sunday evening, there are two events: A Special-Topic Session entitled, "Intelligent Machines: Will the Technological Singularity Happen" will be offered starting at 8:00pm. In addition, the Student-Research Preview, featuring short presentations followed by a poster session from selected graduate-student researchers from around the world will begin at 7:30 pm. Introductory remarks at the Preview will be provided by a distinguished member of the solid-state circuit community, Professor Hoi-Jun Yoo of KAIST, Daejeon, Korea.

On Monday, February 6th, ISSCC 2017 offers four plenary papers on the theme: "Intelligent Chips for a Smart World". On Monday at 12:15 pm, there will be a Women's-Networking Event, a luncheon. On Monday afternoon, there will be five parallel technical sessions, followed by a Social Hour open to all ISSCC attendees. The Social Hour, held in conjunction with Book Displays and Author Interviews, will also include a Demonstration Session, featuring posters and live demonstrations of selected papers from industry and academia. Monday evening will include 2 events entitled "Quantum Engineering: Hype, Spin, or Reality" and "Semiconductor Economics: How Business Decisions Are Engineered".

On Tuesday, February 7<sup>th</sup>, there are five parallel technical sessions, both morning and afternoon. A Social Hour open to all ISSCC attendees will follow. The Social Hour, held in conjunction with Book Displays and Author Interviews, will also include a second Demonstration Session. Tuesday evening includes two events, entitled "Return of Survey Says!" and "When Will We Stop Driving Our Cars".

On Wednesday, February 8th, there will be five parallel technical sessions, both morning and afternoon, followed by Author Interviews.

On Thursday, February 9th, ISSCC offers a choice of five all-day events:

- · A Short Course entitled "Ultra-Low-Power Analog Design"
- Four Advanced-Circuit-Design Forums entitled
  - "Beyond the Horizon of Traditional Computing:

From Deep Learning to Neuromorphic Systems";

"Wireless Low-Power Transceivers for Local

and Wide-Area Networks";

"Wireline Transceivers for Mega Data Centers:

50Gb/s and Beyond";

"Pushing the Performance Limits in Data Converters".

Registration for educational events on Sunday and Thursday will be filled on a first-come first-served basis. Use of the ISSCC Web-Registration Site (http://www.isscc.org) is strongly encouraged. Registrants will be provided with immediate confirmation on registration for the Conference, Tutorials, Forums, and the Short Course.

Need Additional Information? Go to: www.isscc.org

## **TABLE OF CONTENTS**

	als	4-7
	FORUMS	
F1	Integrated Voltage Regulators for SoC and Emerging IoT Systems	8
F2	High-Performance Frequency Generation for Wireless	9
	and wireline Systems	
	EVENING EVENTS	
EE1	Student Research Preview: Short Presentations with Poster Session	
EE2	Intelligent Machines: Will the Technological Singularity Happen?	11
	PAPER SESSIONS	
1	Plenary Session	12-13
2	Power Amplifiers	14
3	Digital Processors	15
4	Imagers	
5 6	Analog TechniquesUltra-High-Speed Wireline	1/ 18
Demoi	nstration Session 1	19
	EVENING EVENTS	
EE3	Quantum Engineering: Hype, Spin or Reality?	20
EE4	Semiconductor Economics:	20
	How Business Decisions are Engineered	
-	PAPER SESSIONS	04
7 8	Wireless Transceivers	21
9	Sensors	
10	DC-DC Converters	24
11	Nonvolatile Memory Solutions	
12	SRAM	26
13 14	High-Performance Transmitters Deep-Learning Processors	21 28
15	Innovations in Technologies and Circuits	29
16	Gigahertz Data Converters	30
17	TX and RX Building Blocks	31
	TX and RX Building Blocksrence Timetable	
Confe	rence Timetable	32-33
Confe	rence Timetable	32-33
Confe	rence Timetable	32-33
Confer Demoi	rence Timetable	32-33
Confe	rence Timetable  nstration Session 2  EVENING EVENTS  When Will We Stop Driving Our Cars?  Return of Survey Says!	32-33
Confer Demoi	rence Timetable	32-33 34 35 35
Confer Demoi EE5 EE6	rence Timetable  Instration Session 2  EVENING EVENTS  When Will We Stop Driving Our Cars?  Return of Survey Says!  PAPER SESSIONS  Full Duplex Wireless Front-Ends	32-33 34 35 35
Confer Demoi EE5 EE6	rence Timetable	32-33 34 35 35
Confer Demoi EE5 EE6	rence Timetable	32-33 34 35 35 36 37
Confer Demon	PAPER SESSIONS Full Duplex Wireless Front-Ends	32-33 34 35 35 36 37 38 39
EE5 EE6 18 19 20 21 22 23	PAPER SESSIONS Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces	32-33 34 35 35 36 37 38 39 40
EE5 EE6 18 19 20 21 22 23 24	rence Timetable	32-33 34 35 35 36 37 38 39 40 41
Confer Demoi	rence Timetable	32-33 34 35 35 36 37 38 39 40 41
EE5 EE6 18 19 20 21 22 23 24	PAPER SESSIONS Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces	32-33 34 35 35 36 37 38 39 40 41 42 42 43
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28	PAPER SESSIONS Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs	32-33 34 35 35 36 37 38 39 40 41 42 43 44 44 45
Confer Demoi EE5 EE6 18 19 20 21 22 23 24 25 26 27	PAPER SESSIONS Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits	32-33 34 35 35 36 37 38 39 40 41 42 43 44 44 45
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28	PAPER SESSIONS Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs	32-33 34 35 35 36 37 38 39 40 41 42 43 44 44 45
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28	rence Timetable Instration Session 2  EVENING EVENTS  When Will We Stop Driving Our Cars? Return of Survey Says!  PAPER SESSIONS  Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations.	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 46 47
Confer Demoi EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29	rence Timetable Instration Session 2  EVENING EVENTS  When Will We Stop Driving Our Cars? Return of Survey Says!  PAPER SESSIONS  Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs. Optical- and Electrical-Link Innovations.  SHORT COURSE  Ultra-Low-Power Analog Design	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 46 47
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29 SC	PAPER SESSIONS Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations.  SHORT COURSE Ultra-Low-Power Analog Design	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 45 47
Confer Demoi EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29	PAPER SESSIONS Full Duplex Wireless Front-Ends Smart SoCs for Innovative Applications.  Wireless Receivers and Synthesizers. GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations.  SHORT COURSE Ultra-Low-Power Analog Design  FORUMS Beyond the Horizon of Conventional Computing:	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 45 47
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29 SC F3 F4	PAPER SESSIONS  Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations.  SHORT COURSE  Ultra-Low-Power Analog Design  FORUMS  Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems Wireless Low-Power Transceivers for Local and Wide-Area Networks.	32-33 34 35 35 36 37 40 41 42 43 44 45 46 47 48-49
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29 SC	PAPER SESSIONS  Full Duplex Wireless Front-Ends Bravesting and Wireless Power BRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators Processor-Power Management and Clocking Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations  Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems Wireless Low-Power Transceivers for Local and Wide-Area Networks Wireless Low-Power Transceivers for Local and Wide-Area Networks Wireless Low-Power Transceivers for Local and Wide-Area Networks Wirelies Low-Power Transceivers for Local and Wide-Area Networks Wirelies Transceivers for Mega Data Centers: 50Gb/s and Beyond	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 47 48-49 50
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29 SC F3 F4 F5 F6	PAPER SESSIONS  Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations.  SHORT COURSE Ultra-Low-Power Analog Design  FORUMS  Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems Wireless Low-Power Transceivers for Local and Wide-Area Networks Wireline Transceivers for Mega Data Centers: 50Gb/s and Beyond. Pushing the Performance Limit in Data Converters.	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 44 45 47 48-49 50
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29 SC F3 F4 F5 F6	PAPER SESSIONS  Full Duplex Wireless Front-Ends Bravesting and Wireless Power BRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators Processor-Power Management and Clocking Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations  Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems Wireless Low-Power Transceivers for Local and Wide-Area Networks Wireless Low-Power Transceivers for Local and Wide-Area Networks Wireless Low-Power Transceivers for Local and Wide-Area Networks Wirelies Low-Power Transceivers for Local and Wide-Area Networks Wirelies Transceivers for Mega Data Centers: 50Gb/s and Beyond	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 44 45 47 48-49 50
Confer Demon EE5 EE6 18 19 20 21 22 23 24 25 26 27 28 29 SC F3 F4 F5 F6 Comm	PAPER SESSIONS  Full Duplex Wireless Front-Ends Frequency Generation Digital Voltage Regulators and Low-Power Techniques Smart SoCs for Innovative Applications. Harvesting and Wireless Power DRAM, MRAM & DRAM Interfaces Wireless Receivers and Synthesizers GaN Drivers and Galvanic Isolators. Processor-Power Management and Clocking. Biomedical Circuits Hybrid ADCs Optical- and Electrical-Link Innovations.  SHORT COURSE Ultra-Low-Power Analog Design  FORUMS  Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems Wireless Low-Power Transceivers for Local and Wide-Area Networks Wireline Transceivers for Mega Data Centers: 50Gb/s and Beyond. Pushing the Performance Limit in Data Converters.	32-33 34 35 35 36 37 38 39 40 41 42 43 44 45 46 47 48-49 50 51 52 53 54-58

There are a total of 10 tutorials this year on 10 different topics. Each tutorial, selected through a competitive process within each subcommittee of the ISSCC, presents the basic concepts and working principles of a single topic. These tutorials are intended for non-experts, graduate students and practicing engineers who wish to explore and understand a new topic.

Ali Sheikholeslami ISSCC Education Chair

## 8:30 AM

## T1 mm-Wave Frequency Generation and Synthesis in Silicon Payam Heydari, University of California, Irvine, Irvine, CA

It is anticipated that mm-wave multi-antenna transceivers will be architectures of choice for multi-Gbps wireless communication systems. Millimeter-wave oscillators/synthesizers are crucial building blocks in these transceivers. This tutorial presents an overview of the fundamentals of mm-wave frequency synthesis and signal generation in silicon. Starting from a basic theory of oscillation, this tutorial adopts a step-by-step approach towards an understanding of fundamental challenges in designing mm-wave oscillators/synthesizers. It goes through the analysis and design of both mm-wave varactor-based and varactor-less VCOs and discusses existing trade-offs between different topologies. Next, closed-loop frequency-generation techniques for both mm-wave single-path as well as multi-antenna transceiver architectures are discussed. This includes the design of fundamental phased-locked-based synthesizers as well as circuit techniques to design the LO circuits for multi-antenna transceivers.

**Payam Heydari** is currently a full professor of electrical engineering at University of California, Irvine, CA. He is best known for pioneering work in silicon-based mm-wave ICs for radar, sensing, and wireless communications.

## 8:30 AM

## T2 NAND Flash Memory Design and Architecture Trends Sungdae Choi, SK hynix, Icheon-si, Korea

NAND flash technology has come to dominate the nonvolatile memory market due to its low cost and high capacity. In the early days, it was used in media storage devices, an application in which its low read/write performance was acceptable. As we head into the future, new systems will demand faster storage, which will require new approaches to improve NAND flash performance.

This tutorial will cover the basics of NAND flash memory and provide an understanding of how its performance compares with conventional memory. Techniques to accelerate both read and write performance will be presented. Limitations of the traditional 2D structure and the recent transition to 3D structures will be discussed as a key breakthrough for future NAND flash memory devices.

**Sungdae Choi** received the B.S., M.S. and Ph.D. degrees from KAIST, Korea, in 2001, 2003 and 2006, respectively. After post-doctoral research activities from 2006 to 2009, he joined SK hynix where he is currently working as a senior engineer in the Flash Development Division.

#### 8:30 AM

## T3 Readout Circuits for Physiological Signal Measurements Long Yan. Samsung Electronics. Hwaseong-si. Korea

Wearable electronics has become mainstream, enabling personal healthcare technologies in the form of patches, wristbands, and smart watches. Measurements of physiological parameters outside of traditional clinical settings make reliable and sustainable measurement a real challenge.

This tutorial provides an overview of how to design low-power readout circuits for measuring different physiological signal modalities in a wearable environment. The talk starts with discussing signal integrity problems. We then focus on different topologies of instrumentation amplifiers and readout circuits (including commercially available ICs in the filed) for measuring ECG, Bio-Impedance, and Photoplethysmography (PPG).

**Long Yan** received the B.S. and M.S. degree in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2007 and 2009, respectively, and the Ph.D. degree from the same university in 2011.

In 2010, he was with the Microsystems Technology Laboratories at the Massachusetts Institute of Technology (MIT), Cambridge, MA, USA, as a visiting student, where he developed a low-power EEG readout front-end circuit for patient-specific seizure classification. From 2011 to 2014, he has been with IMEC, Leuven, Belgium, as a Senior Scientist. His research at IMEC has focused on the development of low-power mixed-mode circuits for wearable and implantable applications. Since December 2014, he joined Samsung Electronics, Hwaseong, South Korea where he is now leading analog interface circuit developments for bio-sensors. From 2015, Dr. Yan serves on the technical program committee of the International Solid State Circuit Conference (ISSCC).

## 10:30 AM

## T4 Energy-Efficient Processors for Deep Learning Marian Verhelst, KU Leuven, Heverlee, Belgium

Deep learning has become popular for image recognition, and more recently, for other pattern matching tasks (e.g., speech processing, text analysis, etc.). Deep learning, however, is associated with significant computational complexity, which until recently, made it feasible only on power-hungry server platforms. However, we now see a trend towards embedded processing of deep-learning networks.

After an introduction into deep learning and its implementation challenges, this tutorial will give an overview of processing architectures to enable efficient network evaluations on embedded platforms. This discussion is tightly interwoven with coverage of emerging implementation-driven algorithmic innovations, to understand the impact of new deep learning algorithms on embedded hardware design. The tutorial will give the audience an understanding of the opportunities and implementation challenges in embedded deep learning, and enable one to comprehend research on deep learning processors.

Marian Verhelst is assistant professor at MICAS – KU Leuven, Belgium. Her research focuses on embedded machine learning, low-power sensing and processing for the internet-of-things. Marian is member of the Young Academy of Belgium, the ISSCC and DATE executive committees and is an associate editor of JSSC.

## 10:30 AM

## T5 Fundamentals of Time-Based Circuits

Matt Straayer, Maxim Integrated Products, North Chelmsford, MA

Time-based circuits have recently been developed as an alternative and enhancement to voltage-based signal processing due to the availability of advanced process nodes with fast transistors and low supply voltages. These time-based circuits offer unique attributes, ranging from simple, area-efficient quantizers to more complex techniques for time-based processing such as interpolation and noise shaping. This tutorial will cover the fundamentals and metrics of time-based circuits, highlight a number of architectures that directly utilize time, and discuss tradeoffs for these circuits in the context of various application requirements, including a comparison to more traditional voltage-based circuits.

Matt Straayer received the Ph.D. degree from MIT in 2008. He worked at Integrated Sensing Systems, Inc. and MIT Lincoln Laboratory, before he helped to co-found Cambridge Analog Technologies, Inc. (CAT), Billerica, MA, where he led the technical development of zero-crossing circuits. In 2011 CAT was acquired by Maxim Integrated, where he has continued to advance mixed-signal circuit architectures and develop enabling IP for a wide range of product areas and applications.

## 10:30 AM

## T6 Signal Integrity Analysis for Gb/s Links

Tony Chan Carusone, University of Toronto, Toronto, Canada

Signal integrity analysis permits circuit designers to model and evaluate high-speed I/O with fast simulations, both for quick evaluation of design alternatives and accurate high-level verification. This tutorial covers theoretical underpinnings and practical tools for behavioral modeling and simulation of wireline chip-to-chip links. Attendees will learn to accurately model lossy interconnects, packaging parasitics, and transceiver front-ends. The tutorial will also introduce nondeterministic impairments such as noise and jitter, and the modeling of linear and decision-feedback equalization. Analysis techniques amenable to both circuit-level (netlist) simulators and high-level modeling (e.g. Matlab) tools will be covered.

**Tony Chan Carusone** is a professor at the University of Toronto and occasional consultant to industry. He co-authored the 2nd edition of the book "Analog Integrated Circuit Design" and 6 best papers at Solid-State Circuits Society conferences. He is currently a Distinguished Lecturer for the SSCS.

## 1:30 PM

## T7 Design Trade-Offs in Digital Intensive PLLs Ping-Ying Wang, CMOS-Crystal, Hsinchu, Taiwan

The tutorial will give a comprehensive overview and provide an intuitive understanding of digital PLLs in spatial domain. Operating principles and limitations of digital PLLs are demonstrated by introducing an architecture-independent model with numerical calculations in the time domain. Various digital PLL architectures, including all-digital and hybrid PLLs are presented, followed by design strategies for building blocks, such as digital loop filters with latency cancellation, numerically-controlled oscillators with suppression of quantization error, digitally-controlled oscillators with all-digital supply regulation and time-to-digital converters with time amplifiers. Finally, all-digital self-calibration techniques and digitally-assisted PLLs are discussed.

Ping-Ying Wang received the M.S. degree in physics science from National Taiwan University, Taipei, Taiwan, in 1994. From 1999 to 2003 he worked at Etron and Realtek, Taiwan, developing all-digital PLLs and spread-spectrum clocking. In 2003, He joined Mediatek, Taiwan, where he developed all-digital CDR for high-speed serial links, hybrid PLLs and all-digital self-calibration techniques for PLL-based modulators. From 2010 to 2014, he was technical director for the Mixed-Signal Design Division working on all-digital regulation techniques and all-digital charge pumps for PLLs. Currently, he is co-founder of a company, CMOS-Crystal, focused on PLLs integrated with crystal amplifiers. He holds over 36 granted patents, and has published over 23 peer-reviewed journal and conference papers. He serves on the IEEE International Solid-State Circuits Conference DCT subcommittee.

### 1:30 PM

## T8 Fundamentals of Class-D Amplifier Design Xicheng Jiang, Broadcom, Irvine, CA

Class-D amplifiers, or switching amplifiers, are popular components in mixed-signal IC design and widely adopted for smart phones and tablets with rich multimedia thanks to their high-efficiency and high-output power capability. Their applications range from audio and video drivers to envelope tracking for power amplifiers. In this tutorial, Class-D amplifier fundamentals and the design of a CMOS high-performance Class-D amplifier will be covered. Topics include 1) an overview of amplifier topologies, such as Class-A, Class-AB, Class-D, Class-G, and Class-H; 2) architecture trade-offs; 3) comparisons of linear amplifiers and switching amplifiers and different modulation schemes; 4) analog implementations vs. digital implementations; and 5) detailed implementations of building blocks and the state-of-the-art of designs. Practical design examples are used throughout the presentation. Advanced topics include Pop-click suppression, EMI reduction, and speaker protection.

Xicheng Jiang received a B.S. degree from University of Science and Technology of China, Hefei, China, and a M.S. and Ph.D. degrees in electrical engineering from University of California, Los Angeles, CA. Since 1997, he has been with Broadcom, where he is a Director of Engineering and a Broadcom Distinguished Engineer. His research interest includes data converters, high-speed serial transceivers, cellular baseband, Hi-Fi audio drivers, microphone interfaces, and precision sensor interfaces.

Dr. Jiang is a Fellow of IEEE. He is a named inventor on more than 40 issued and pending U.S. patents and has authored or coauthored over 40 conference and journal papers and 1 book from Cambridge University Press titled "Digitally-Assisted Analog and Analog-Assisted Digital IC Design." He is the co-recipient of the CICC 2009 Best Paper Award and the CICC 2013 Best Poster Paper Award.

## 3:30 PM

## T9 Integrated mm-Wave Transmitters and Receivers for Spatial-Filtering Arrays

Arun Natarajan, Oregon State University, Corvallis, OR

This tutorial will focus on beamforming/spatial-filtering architectures and circuits for integrated mm-Wave transmitter and receiver arrays targeting multi-Gb/s communication and high-resolution radar. Design strategies for analog/digital-intensive building blocks specific to integrated arrays, such as phase shifters and signal combiners, will be discussed in the context of array system performance and link budget. The emergence of 5G has led to increasing interest in large-scale mm-Wave phased arrays/MIMO arrays for communication networks. An overview of transmit/receive circuit/system challenges in large-scale arrays will be presented followed by recent efforts towards realizing scalable, digital-intensive arrays.

**Arun Natarajan** teaches at Oregon State University where his current research is focused on RF, mm-Wave and sub-mm-Wave integrated circuits and systems for high-speed wireless communication and imaging.

## 3:30 PM

## T10 Circuits and Technologies for Cell and Brain Interfacing Nick Van Hellebutte, imec. Heverlee, Belgium

Cell and brain interfacing has gained a lot of interest in recent years. Thanks to advancements in technology scaling, current state-of-the-art systems are able to record the electrical activity down to single neuron resolution from several hundreds of recording sites at the same time. This is a critical tool for the neuroscientist to help understand how our brain operates. In recent years, stimulation has also gained a lot of interest. Neural stimulation serves many potential applications like restoring bodily functions for disabled people, suppressing pain, reain-computer-interfaces and Parkinson's disease. This tutorial will focus on the circuit techniques and technologies to enable such high-density neural recording and stimulation. It will go from high-level system design aspects, to processing/technology aspects (electrodes) and will end with specific circuit design techniques.

Nick Van Helleputte received the M.S. degree in electrical engineering in 2004 from the Katholieke Universiteit Leuven, Belgium. He received his Ph.D. degree from the same institute in 2009 (MICAS research group). His Ph.D. research focused on low-power ultra-wide-band analog front-end receivers for ranging applications. He joined immec in 2009 as an Analog R&D Design Engineer. He is currently team leader of the biomedical circuits and systems team. His research focus is on ultra-low-power circuits for biomedical applications. He has been involved in analog and mixed-signal ASIC design for wearable and implantable healthcare applications. Nick is an IEEE member and served on the technical program committee of VLSI Circuits Symposium and ISSCC.

Time:

8:00 AM

Topic: Breakfast

## F1: Integrated Voltage Regulators for SoC and Emerging IoT Systems

Organizers: Makoto Takamiya, University of Tokyo, Tokyo, Japan

Yogesh K. Ramadass, Texas Instruments, San Jose, CA

Keith Bowman, Qualcomm, Raleigh, NC

**Committee: Gerard Villar Pique**, NXP Semiconductors, Eindhoven, The Netherlands

Shuichi Nagai, Panasonic, Osaka, Japan

Dennis Sylvester, University of Michigan, Ann Arbor, MI

Integrated voltage regulation is critical to the energy efficiency in systems ranging from highend processors to emerging IoT devices. For large-scale systems, challenges include the large number of voltage domains, DVFS per domain, large current transients, and wide dynamic range of current loads. In the ultra-low-power space, major obstacles include coping with uncertainty in energy harvesting sources, low input power levels, and small decoupling capacitance in low-cost packages. This forum reviews modern designs and presents recent advances to address future IoT requirements.

Forum	Agenda
-------	--------

0.0071111	Dioditact
8:00 AM	Introduction by Chair
8:30 AM	Overview and Benchmarking of State-of-the-Art Integrated Voltage Regulators Henk Jan Bergveld, NXP Semiconductors, Eindhoven, The Netherlands
9:20 AM	Multi-Phase Buck Converters for Integrated Voltage Regulation in High- Performance SoCs Edward (Ted) Burton, Intel, Hillsboro, OR
10:10 AM	Break
10:35 AM	On-Chip Switched Capacitor Voltage Regulators for High-Performance Processors  Toke Meyer Andersen, Nordic Power Converters, Copenhagen, Denmark
11:25 AM	Powering Systems-on-Chip for Automotive and Information/Communications Technology  Juergen Wittmann, Reutlingen University, Reutlingen, Germany
12:15 PM	Lunch
1:20 PM	Power Management System with Ambient Energy Sources for Internet of Things (IoT)  Chulwoo Kim, Korea University, Seoul, Korea
2:10 PM	Wireless Powering for Wearable and Implantable Devices Wing-Hung Ki, The Hong Kong University of Science and Technology, Hong Kong
3:00 PM	Break
3:20 PM	Advances in Integrated Low-Dropout Regulators (LDOs) for Fine-Grained Spatiotemporal Power Management of Digital Load Circuits Arijit Raychowdhury, Georgia Institute of Technology, Atlanta, GA
4:10 PM	Advances in Hybrid and Resonant Switched-Capacitor Voltage Regulators Seth R. Sanders, University of California, Berkeley, CA
5:00 PM	Closing remarks by Chair

Time:

8:00 AM

Topic:

Breakfast

## Sunday February 5th, 8:00 AM

## F2: High-Performance Frequency Generation for Wireless and Wireline Systems

Organizer: Jiayoon Ru, Broadcom, Irvine, CA

Committee: Kohei Onizuka, Toshiba, Kawasaki, Japan

Pavan Hanumolu, University of Illinois, Urbana-Champaign, Urbana, IL

Roberto Nonis, Infineon, Villach, Austria

Howard Luong, Hong Kong University of Science and Technology,

Hong Kong, China

Jan Craninckx, imec, Leuven, Belgium

Frequency generation equips nearly all electronic systems and is a critical performance factor for many of them. This forum focuses on wireless and wireline systems, which demand high performance clocks, and looks for synergies between them. The topics cover both fundamental techniques and specific applications. State-of-the-art techniques will be explored in depth, such as high-FOM VCOs, digital-to-time converters, sampling phase-detectors, synthesizable and digital PLLs. Attention will also be on booming applications, such as high-speed wireline, FMCW radar, mm-wave and THz. The forum aims at bringing together the contemporary top interests with added value and sowing seeds to inspire the future.

r	10	ur	N <i>F</i>	١g	en	ua

8:25 AM	Introduction  Jiayoon Zhiyu Ru, Broadcom, Irvine, CA
8:30 AM	Integrated Harmonic Oscillators  Pietro Andreani, Lund University, Lund, Sweden
9:20 AM	Application of Digital-to-Time Converters in PLL and MDLL Frequency Synthesizers Carlo Samori, Politecnico di Milano, Milano, Italy
10:10 AM	Break
10:30 AM	Sub-Sampling-Based Phase Locked Loops  Eric Klumperink, University of Twente, Enschede, The Netherlands
11:15 AM	Synthesizable PLL Using Digital Standard Cell Library Kenichi Okada, Tokyo Institute of Technology, Tokyo, Japan
12:00 PM	Lunch
1:00 PM	High-Resolution Low-Power TDCs and ADPLLs for Novel Receiver Architecture Akihide Sai, Toshiba, Kawasaki, Kanagawa, Japan
1:45 PM	High-Performance Clock Generation and Distribution in Very-High-Speed Wireline Transceivers Nicola Da Dalt, Intel, San Jose, CA
2:30 PM	Break
2:50 PM	Fully-Integrated Millimeter-Wave Clock Generation — from DC to 300GHz Jri Lee, National Taiwan University, Taipei, Taiwan
3:35 PM	CMOS Frequency Synthesis and Signal Generation Beyond 0.5THz Frank Chang, University of California, Los Angeles, CA
4:20 PM	Frequency Generation for FMCW RADAR
	<b>Sreekiran Samala</b> , Texas Instruments, Dallas, TX

## Sunday February 5th, 7:30 PM

## **EE1: STUDENT RESEARCH PREVIEW (SRP)**

The Student Research Preview (SRP) will highlight selected student research projects in progress. The SRP consists of 24 one-minute presentations followed by a Poster Session, by graduate students from around the world, which have been selected on the basis of a short submission concerning their on-going research. Selection is based on the technical quality and innovation of the work. This year, the SRP will be presented in three theme sections: Analog and Mixed Signal; Imagers, Biomedical Circuits and Advanced Digital Systems; Communications and Power.

The Student Research Preview will begin with a brief talk by a distinguished member of the solid-state circuit community, Professor Hoi-Jun Yoo of KAIST, Korea.

His remarks are scheduled for Sunday, February 5<sup>th</sup>, starting at 7:30 pm. The SRP is open to all ISSCC registrants.

Chair Secretary Advisor

Advisor Advisor Media/Publications A/V SeongHwan Cho Denis Daly

Anantha Chandrakasan Jan Van der Spiegel Laura Fujino Trudy Stetzler KAIST

Omni Design Technologies

MIT

University of Pennsylvania University of Toronto

## **COMMITTEE MEMBERS**

Bryan Ackland Jason Anderson Andrea Baschirotto William Bowhill Ben Calhoun

SeongHwan Cho Hayun Chung

Denis Daly

Andreas Demosthenous Chun-Huat Heng Makoto Ikeda

Jaeha Kim Qiang Li

Tsung-Hsien Lin Shahriar Mirabbasi

Tinoosh Mohsenin Cormac O'Connell

Mondira Pant

Shanthi Pavan Patrick Reynaert

Soojung Ryu Farhana Sheikh Bing Sheu

GuoXing Wang Jeffrey Weldon Peter Wu Jerald Yoo Samira Zaliasl Stevens Institute of Technology

University of Toronto University of Milan-Bicocca

Intel

University of Virginia

KAIST

Korea University

Omni Design Technologies University College London National University of Singapore University of Tokyo

Seoul National University

Univ. of Electronic Sci. & Tech. of China

National Taiwan University University of British Columbia University of Maryland

TSMC, Canada

Intel

India Institute of Technology

K.U. Leuven Samsung Intel

Chang Gung University
Shanghai Jiao Tong University
Carnegie Mellon University
National Chiao Tung University
Masdar Institute of Science & Tech.

IMEC

## Sunday February 5th, 8:00 PM

## **EVENING EVENT**

## EE2: Intelligent Machines: Will the Technological Singularity Happen?

Organizer: Stefano Pellerano, Intel, Hillsboro, OR

Sungdae Choi, SK Hynix Semiconductor, Gyeonggi-do, Korea

Chair: Jan Rabaey, University of California, Berkeley, CA

Artificial intelligence (AI) will no doubt have a significant impact on society in the coming years. But how intelligent can a machine be? When artificially-general intelligence is capable of recursive self-improvement, a hypothetical 'runaway effect' — an intelligence explosion — might happen, yielding an intelligence surpassing all current human control or understanding. This event is known as the *technological singularity*; this is the point beyond which events may become unpredictable or even unfathomable to human intelligence. This panel will picture the current state of the art for AI, deep learning and robotics, and try to predict where this technology is heading.

## **Panelists**

Vijaykrishnan Narayanan, Pennsylvania State University, State College, PA Hiroaki Kitano, Sony Computer Science Laboratories, Tokyo, Japan Hoi-Jun Yoo, KAIST, Daejeon, Korea Vikas Sindhwani, Google Brain, New York, NY Ruchir Puri, IBM Watson, New York, NY

## **Plenary Session** — Invited Papers

Chair: Anantha Chandrakasan, Massachusetts Institute of Technology, Cambridge, MA ISSCC Conference Chair

Associate Chair: Boris Murmann, Stanford University, Stanford, CA ISSCC International Technical-Program Chair

## FORMAL OPENING OF THE CONFERENCE

8:30 AM

### 1.1 A Smart Design Paradigm for Smart Chips

8:45 AM

Cliff Hou, Vice President, Research & Development, TSMC, Hsinchu, Taiwan

The world requires more specialized smart chips for connecting people intelligently at all times. Requirements for such chips in computing capability, power consumption, and form factor are becoming ever more demanding, while the market window is significantly shrinking. This talk explores the trends in chip innovation from costly multi-chip and SoC solutions to separated chips combined with wafer-stacking or 3-D packaging. These trends are further driving system-level integration for improved chip and systems performance, cycle time, and costs.

To capitalize on such mega-trends, innovations extending Moore's Law and efforts on specialty technologies for advancing connectivity are discussed. The ultimate goal is to optimize system performance through system-level integration of functionalities in advanced 3-D packaging. These will introduce new design challenges, where possible solutions are further gated by learning curves and cycle times.

Smart-chip designers are increasingly looking for opportunities where others can supply expertise and assets, whether as single-chip designs or system-level integrations. We highlight the emergence of a new collaborative paradigm, which is moving from technology-centric options to total platform-centric solutions sufficiently broad to address the unique challenges of the next big things, particularly in mobile, IoT, automotive, high-performance computing.

## 1.2 Dynamics of Exponentials in Circuits and Systems

9:20 AM

Ahmad Bahai, Chief Technology Officer, Texas Instruments, Santa Clara, CA

Astonishing progress in semiconductor devices, circuits, and manufacturing has prompted an unprecedented revolution in electronics. "Things" are getting smarter and more connected, with higher semiconductor content. Smart personal electronics, autonomous systems, and smart factories are prime examples.

These impressive developments are fueled by the power of exponentials: CMOS scaling, efficiency of semiconductor manufacturing, the bandwidth efficiency of communication systems, and total network capacity have all been doubling almost every two years! The sheer scaling of CMOS has dominated the challenges and promises of advanced IC design. Advanced digital-intensive designs count on denser, faster, and cheaper switches. Along the way, analog and RF designs have creatively embraced the challenge of implementing analog topologies on digitally-optimized processes.

The present slowdown of the CMOS scaling trend brings exciting opportunities for "multi-dimensional innovations" in circuits and systems: The continuing demand for higher performance, in many applications, will further tilt solutions toward creative system and circuit topologies. Many emerging complementary technologies such as MEMS-based sensors and timing references, III-V devices, high-performance SiGe devices, and silicon photonics, will not necessarily integrate with CMOS monolithically. However, they enable opportunities for system repartitioning and new circuit topologies in applications such as sensing, power, high voltage, high-performance RF, and precision timing.

CMOS is here to stay for the foreseeable future! It will simply coexist synergistically with emerging technologies. This talk will discuss opportunities in "multi-dimensional innovation" that will make the future of the field less predictable.....but even more interesting and exciting!

SESSION 1

ISSCC, SSCS, IEEE AWARD PRESENTATIONS

9:55 AM

BREAK

10:20 AM

## 1.3 The Development of High-Speed DNA Sequencing: Jurassic Park, Neanderthal, Moore, and You

10:45 AM

## Jonathan Rothberg

Founder, 4Catalyzer and Adjunct Professor of Genetics. Yale School of Medicine, New Haven, CT

Since Watson and Crick's 1953 landmark discovery that biological information was encoded in DNA as a sequence of chemical building-block "letters", developing technology for reading (or sequencing) this chemical code has been fundamental to advances in biology and medicine.

Techniques that first enabled this were invented by Sanger in 1978, and were taken to massively parallel form by '454 Life Sciences' in 2003. This ushered in the current or "nextgen" era of genome seguencing technologies for research, medicine, and the emerging field of Genomic Personalized Medicine, in which healthcare is more fully informed by the individual's personal genetic makeup. If Sanger was the mainframe of sequencing, '454' was the minicomputer – smaller and faster and establishing the key guiding technical principals.

To further scale, reduce cost, and democratize the technology, I turned back to the developments of Noyce and Moore, and developed the first semiconductor-based sequencing technology to make it truly personal. We demonstrated this by sequencing the genome of Gordon Moore of Moore's Law fame.

This talk will discuss the evolution of semiconductor devices capable of performing DNA sequencing, and how the use of a scalable CMOS chip architecture allows for radical levels of economic scaling, and convenient new formats (from desktop to portable).

## 1.4 Quantum Computing – The Next Challenge in Circuit and System Design Lieven Vandersypen

Antoni van Leeuwenhoek Professor, QuTech and Kavli Institute of NanoScience, TIT Delft. The Netherlands

Quantum computers have the potential to tackle problems in materials science, chemistry, and mathematics that are well beyond the reach of supercomputers. Their power derives from the use of quantum bits, which can exist in arbitrary combinations of 0 and 1. This leads to a computing power that doubles with every additional quantum bit.

The challenge of quantum computing is that quantum bits are extremely fragile and their state is easily perturbed by environmental fluctuations. However, recent theoretical and experimental advances have made it clear that the resulting errors can in-principle be corrected. What it takes is a system containing thousands or millions of quantum bits operating at ultra-low temperatures, that must be interfaced using complex classical mixedsignal and microwave circuits for read-out and control. By comparison, today's practical demonstrations involve no more than a dozen quantum bits controlled by bulky instrumentation that is not scalable.

This talk will introduce the basic concepts behind quantum computing, summarize the stateof-the-art of solid-state implementations, and present the major open challenges in the realization of large-scale quantum circuits, including the design of dedicated classical control circuits and systems.

PRESENTATION TO PLENARY SPEAKERS

11:50 AM

CONCLUSION

11:55 AM

## **Power Amplifiers**

Session Chair: Kohei Onizuka, Toshiba, Kawasaki, Japan Associate Chair: Abbas Komijani, Qualcomm. San Jose. CA

## 1:30 PM

2.1 A 28GHz/37GHz/39GHz Multiband Linear Doherty Power Amplifier for 5G Massive MIMO Applications

S. Hu, F. Wang, H. Wang, Georgia Institute of Technology, Atlanta, GA

### 2:00 PM

2.2 A Fully Integrated Reconfigurable Wideband Envelope-Tracking SoC for High-Bandwidth WLAN Applications in a 28nm CMOS Technology

D. Chowdhury, S. R. Mundlapudi, A. Afsahi, Broadcom, San Diego, CA

### 2:30 PM

2.3 A Single-Inductor Dual-Output Converter with Linear-Amplifier-Driven Cross Regulation for Prioritized Energy-Distribution Control of Envelope-Tracking Supply Modulator

S-H. Yang ¹, Y-T. Lin¹, Y-S. Ma¹, H-W. Chen¹, K-H. Chen¹, C-L. Wey¹, Y-H. Lin², S-R. Lin², T-Y. Tsai²

<sup>1</sup>National Chiao Tung University, Hsinchu, Taiwan

<sup>2</sup>Realtek Semiconductor, Hsinchu, Taiwan

### Break 3:00 PM

## 3:15 PM

2.4 A 2.4V 23.9dBm 35.7%-PAE -32.1dBc-ACLR LTE-20MHz Envelope-Shaping-and-Tracking System with a Multiloop-Controlled AC-Coupling Supply Modulator and a Mode-Switching PA

X. Liu, H. Zhang, M. Zhao, X. Chen, P. K. T. Mok, H. C. Luong Hong Kong University of Science and Technology, Hong Kong, China

## 3:45 PM

2.5 A High-Efficiency Multiband Class-F Power Amplifier in 0.153µm Bulk CMOS for WCDMA/LTE Applications

J. Ko, X. Guo, C. Cao, S. Rajapandian, S. Peng, J. Li, W. Lee, N. Baskaran, C. Wang MediaTek, Austin, TX

#### 4:00 PM

2.6 A SiGe BiCMOS E-Band Power Amplifier with 22% PAE at 18dBm OP  $_{\rm 1dB}$  and 8.5% at 6dB Back-Off Leveraging Current Clamping in a Common-Base Stage

J. Zhao<sup>1,2</sup>, E. Rahimi<sup>1</sup>, F. Svelto<sup>1</sup>, A. Mazzanti<sup>1</sup>
<sup>1</sup>University of Pavia, Pavia, Italy; <sup>2</sup>now with HiSilicon-Technologies, Milan, Italy

## 4:15 PM

2.7 A Wideband 28GHz Power Amplifier Supporting 8×100MHz Carrier Aggregation for 5G in 40nm CMOS

S. Šhakib<sup>1</sup>, M. Elkholy<sup>1</sup>, J. Dunworth<sup>2</sup>, V. Aparin<sup>2</sup>, K. Entesari<sup>1</sup>
<sup>1</sup>Texas A&M University, College Station, TX; <sup>2</sup>Qualcomm, San Diego, CA

## 4:30 PM

2.8 A Class-G Voltage-Mode Doherty Power Amplifier

V. Vorapipat, C. Levy, P. Asbeck, University of California, San Diego, CA

Conclusion 4:45 PM

## **Digital Processors**

Session Chair: Thomas Burd, AMD, Sunnyvale, CA Associate Chair: James Myers, ARM, Cambridge, United Kingdom

## 1:30 PM

## 3.1 POWER9™: A Processor Family Optimized for Cognitive Computing with 25Gb/s Accelerator Links and 16Gb/s PCle Gen4

C. Gonzalez<sup>1</sup>, E. Fluhr<sup>2</sup>, D. Dreps<sup>2</sup>, D. Hogenmiller<sup>2</sup>, R. Rao<sup>3</sup>, J. Paredes<sup>2</sup>, M. Floyd<sup>2</sup>, M. Sperling<sup>4</sup>, R. Kruse<sup>2</sup>, V. Ramadurai<sup>2</sup>, R. Nett<sup>2</sup>, S. Islam<sup>2</sup>, J. Pille<sup>5</sup>, D. Plass<sup>4</sup>

1BM, Yorktown Heights, NY; <sup>2</sup>IBM, Austin, TX; <sup>3</sup>IBM, Bangalore, India; <sup>4</sup>IBM, Poughkeepsie, NY; <sup>5</sup>IBM, Boblingen, Germany

### 2:00 PM

## 3.2 Zen: A Next-Generation High-Performance x86 Core

DS1 T. Singh¹, S. Rangarajan¹, D. John¹, C. Henrion², S. Southard¹, H. McIntyre³, A. Novak¹, S. Kosonocky², R. Jotwani¹, A. Schaefer¹, E. Chang², J. Bell¹, M. Co¹¹AMD, Austin, TX; <sup>2</sup>AMD, Fort Collins, CO; <sup>3</sup>AMD, Sunnyvale, CA

### 2:30 PM

## 3.3 A 14nm 1GHz FPGA with 2.5D Transceiver Integration

D. Greenhill<sup>1</sup>, R. Ho<sup>1</sup>, D. Lewis<sup>2</sup>, H. Schmit<sup>1</sup>, K. H. Chan<sup>1</sup>, A. Tong<sup>1</sup>, S. Atsatt<sup>1</sup>, D. How<sup>1</sup>, P. McElheny<sup>1</sup>, K. Duwel<sup>1</sup>, J. Schulz<sup>1</sup>, D. Faulkner<sup>3</sup>, G. Iyer<sup>1</sup>, G. Chen<sup>1</sup>, H. K. Phoon<sup>4</sup>, H. W. Lim<sup>4</sup>, W-Y. Koay<sup>4</sup>, T. Garibay<sup>3</sup>; ¹Intel, San Jose, CA; ²Intel, Toronto, Canada; ³Intel, Austin, TX; ⁴Intel, Penang, Malaysia

## Break 3:00 PM

## 3:15 PM

## 3.4 A 10nm FinFET 2.8GHz Tri-Gear Deca-Core CPU Complex with Optimized Power-Delivery Network for Mobile SoC Performance

H. Mair¹, E. Wang², A. Wang², P. Kao², Y. Tsai², S. Gururajarao¹, R. Lagerquist¹, J. Son¹, G. Gammie¹, G. Lin², A. Thippana¹, K. Li¹, M. Rahman¹, W. Kuo², D. Yen², Y-C. Zhuang², U. Fu², H-W. Wang², M. Peng³, C-Y. Wu², T. Dosluoglu⁴, A. Gelman⁴, D. Dia², G. Gurumurthy², T. Hsieh², W. Lin², R. Tzeng², J. Wu², C. Wang², U. Ko² ¹MediaTek, Austin, TX; ²MediaTek, Hsinchu, Taiwan; ³MediaTek, San Jose, CA ⁴Endura Technologies, San Diego, CA

#### 3:45 PM

# 3.5 A 40nm Flash Microcontroller with 0.80µs Field-Oriented-Control Intelligent Motor Timer and Functional Safety System for Next-Generation EV/HEV

H. Kimura<sup>1</sup>, H. Noda<sup>1</sup>, H. Watanabe<sup>1</sup>, T. Higuchi<sup>1</sup>, R. Kobayashi<sup>2</sup>, M. Utsuno<sup>1</sup>, F. Takami<sup>1</sup>, S. Otani<sup>1</sup>, M. Ito<sup>1</sup>, Y. Shimazaki<sup>1</sup>, N. Yada<sup>1</sup>, H. Kondo<sup>1</sup>
<sup>1</sup>Renesas Electronics, Tokyo, Japan; <sup>2</sup>Renesas System Design, Tokyo, Japan

#### 4:15 PM

## 3.6 A 60pJ/b 300Mb/s 128×8 Massive MIMO Precoder-Detector in 28nm FD-SOI

H. Prabhu, J. N. Rodrigues, L. Liu, O. Edfors, Lund University, Lund, Sweden

### 4:45 PM

## 3.7 A 1920×1080 30fps 2.3TOPS/W Stereo-Depth Processor for Robust DS1 Autonomous Navigation

Z. Li, Q. Dong, M. Saligane, B. Kempke, S. Yang, Z. Zhang, R. Dreslinski, D. Sylvester, D. Blaauw, H. S. Kim University of Michigan, Ann Arbor, MI

## **Imagers**

Session Chair: Hayato Wakabayashi, Sony Electronics, San Jose, CA Associate Chair: Jun Dequchi, Toshiba, Kawasaki, Japan

1:30 PM

A 640×480 Dynamic Vision Sensor with a 9µm Pixel and 300Meps DS1 Address-Event Representation

B. Son<sup>1</sup>, Y. Suh<sup>1</sup>, S. Kim<sup>1</sup>, H. Jung<sup>1</sup>, J-S. Kim<sup>1</sup>, C. Shin<sup>1</sup>, K. Park<sup>1</sup>, K. Lee<sup>1</sup>, J. Park<sup>1</sup>, J. Woo<sup>1</sup>, Y. Roh<sup>1</sup>, H. Lee<sup>1</sup>, Y. Wang<sup>2</sup>, I. Ovsiannikov<sup>2</sup>, H. Ryu<sup>1</sup>

<sup>1</sup>Samsung Advanced Institute of Technology, Suwon, Korea; <sup>2</sup>Samsung Electronics, Pasadena, CA

2:00 PM

4.2 A Fully Integrated CMOS Fluorescence Biochip for Multiplex Polymerase DS1 Chain-Reaction (PCR) Processes

A. Hassibi, R. Singh, A. Manickam, R. Sinha, B. Kuimelis, S. Bolouki, P. Naraghi-Arani, K. Johnson, M. McDermott, N. Wood, P. Savalia, N. Gamini, InSilixa, Sunnyvale, CA

2:30 PM

4.3 A Programmable Sub-Nanosecond Time-Gated 4-Tap Lock-In Pixel CMOS Image Sensor for Real-Time Fluorescence Lifetime Imaging

M-W. Seo, Y. Shirakawa, Y. Masuda, Y. Kawata, K. Kagawa, K. Yasutomi,

S. Kawahito, Shizuoka University, Hamamatsu, Japan

2:45 PM

A Sub-nW 80mlx-to-1.26Mlx Self-Referencing Light-to-Digital Converter 4.4 with AlGaAs Photodiode

W. Lim, D. Sylvester, D. Blaauw, University of Michigan, Ann Arbor, MI

Break 3:00 PM

3:15 PM

A 1.8e<sup>-</sup><sub>rms</sub> Temporal Noise Over 110dB Dynamic Range 3.4µm Pixel Pitch 4.5 QSA Global Shutter CMOS Image Sensor with Dual-Gain Amplifiers, SS-ADC and Multiple-Accumulation Shutter

M. Kobayashi, Y. Onuki, K. Kawabata, H. Sekine, T. Tsuboi, Y. Matsuno, H. Takahashi, T. Koizumi, K. Sakurai, H. Yuzurihara, S. Inoue, T. Ichikawa, Canon, Kanagawa, Japan

3:45 PM

A 1/2.3inch 20Mpixel 3-Layer Stacked CMOS Image Sensor with DRAM 4.6 T. Haruta¹, T. Nakajima¹, J. Hashizume¹, T. Umebayashi¹, H. Takahashi¹, K. Taniguchi¹, M. Kuroda¹, H. Sumihiro¹, K. Enoki¹, T. Yamasakr², K. Ikezawa¹, A. Kitahara¹, M. Zen¹, M. Oyama¹, H. Koga¹, H. Tsugawa¹, T. Ogita¹, T. Nagano¹, S. Takano³, T. Nomoto¹
¹Sony Semiconductor Solutions, Atsugi, Japan

<sup>2</sup>Sony Semiconductor Manufacturing, Atsugi, Japan; <sup>3</sup>Sony LSI Design, Atsugi, Japan

4:15 PM

4.7 A 2.1Mpixel Organic-Film Stacked RGB-IR Image Sensor with DS1 Electrically Controllable IR Sensitivity

S. Machida, S. Shishido, T. Tokuhara, M. Yanagida, T. Yamada, M. Izuchi, Y. Sato.

Y. Miyake, M. Nakata, M. Murakami, M. Harada, Y. Inoue, Panasonic, Osaka, Japan

4:30 PM

4.8 A 0.44e rms Read-Noise 32fps 0.5Mpixel High-Sensitivity RG-Less-Pixel **CMOS Image Sensor Using Bootstrapping Reset** 

M-W. Seo1, T. Wang1, S-W. Jun2, T. Akahori2, S. Kawahito1,2

<sup>1</sup>Shizuoka University, Hamamatsu, Japan; <sup>2</sup>Brookman Technology, Hamamatsu, Japan

4:45 PM

A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-**DS1** Parallel PEs for Spatio-Temporal Image Processing

T. Yamazaki<sup>1</sup>, H. Katayama<sup>1</sup>, S. Uehara<sup>1</sup>, A. Nose<sup>1</sup>, M. Kobayashi<sup>1</sup>, S. Shida<sup>1</sup>, M. Odahara<sup>2</sup>, K. Takamiya<sup>2</sup>, Y. Hisamatsu<sup>2</sup>, S. Matsumoto<sup>2</sup>, L. Miyashita<sup>3</sup>, Y. Watanabe<sup>3</sup>, T. Izawa<sup>1</sup>, Y. Muramatsu<sup>1</sup>, M. Ishikawa<sup>3</sup>; <sup>1</sup>Sony Semiconductor Solutions, Atsugi, Japan; <sup>2</sup>Sony LSI Design, Atsugi, Japan 3University of Tokyo, Bunkyo, Japan

## Monday February 6th, 1:30 PM

## **Analog Techniques**

Session Chair: Tim Piessens, Icsense, Leuven, Belgium Associate Chair: Vadim Ivanov. Texas Instruments. Tucson. AZ

#### 1:30 PM

5.1 **DS1**  A 5×80W 0.004% THD+N Automotive Multiphase Class-D Audio Amplifier with Integrated Low-Latency ΔΣ ADCs for Digitized Feedback after the Output Filter

F. Mostert<sup>1</sup>, D. Schinkel<sup>1,2</sup>, W. Groothedde<sup>2</sup>, L. Breems<sup>3</sup>, R. van Heeswijk<sup>1</sup>, M-J. Koerts<sup>1</sup>, E. van Iersel<sup>1</sup>, D. Groeneveld<sup>2</sup>, G. van Holland<sup>1</sup>, P. Zeelen<sup>1</sup>, D-J. Hissink<sup>1</sup>, M. Pos<sup>1</sup>, P. Wielage<sup>1</sup>, F. Jorritsma<sup>1</sup>, M. Klein Middelink<sup>1</sup>

<sup>1</sup>NXP Semiconductors, Nijmegen, The Netherlands

<sup>2</sup>Teledyne DALSA Semiconductors, Enschede, The Netherlands

<sup>3</sup>NXP Semiconductors, Eindhoven, The Netherlands

#### 2:00 PM

5.2 An 8 $\Omega$  10W 91%-Power-Efficiency 0.0023%-THD+N Multi-Level Class-D Audio Amplifier with Folded PWM

J-H. Lee, J-S. Bang, K-D. Kim, H-D. Gwon, S-H. Park, Y. Huh, K-S. Yoon, J-B. Baek, Y-M. Ju, G. Lee, H. Park, H-M. Bae, G-H. Cho, KAIST, Daejeon, Korea

### 2:30 PM

5.3 DS1

A 95µW 24MHz Digitally Controlled Crystal Oscillator for IoT Applications with 36nJ Start-Up Energy and >13× Start-Up Time Reduction Using a Fully-Autonomous Dynamically Adjusted Load

M. Ding, Y-H. Liu, Y. Zhang, C. Lu, P. Zhang, B. Busze, C. Bachmann, K. Philips Holst Centre / imec, Eindhoven, The Netherlands

#### 2:45 PM

5.4 DS1

Frequency-Locked-Loop Ring Oscillator with 3ns Peak-to-Peak Accumulated Jitter in 1ms Time
Window for High-Resolution Frequency Counting
K. Pappu. G. P. Reitsma. S. Bapat. Texas Instruments. Santa Clara. CA

## Break 3:00 PM

## 3:15 PM

5.5 **DS1**  A Quadrature Relaxation Oscillator with a Process-Induced Frequency-Error Compensation Loop J. Koo', K-S. Moon', B. Kim', H-J. Park', J-Y. Sim'

<sup>1</sup>Pohang University of Science and Technology, Pohang, Korea

<sup>2</sup>Research Institute of Industrial Science & Technology, Pohang, Korea

### 3:30 PM

5.6 A

A 0.68nW/kHz Supply-Independent Relaxation Oscillator with ±0.49%/V and 96ppm/°C Stability A. Savanth¹², J. Myers¹, A. WeddelP, D. Flynn¹², B. Al-Hashimi²¹¹ARM, Cambridge, United Kingdom; ²University of Southampton, Southampton, United Kingdom

#### 3:45 PM

5.7 A 19nV/√Hz-Noise 2μV-Offset 75μA Low-Drift Capacitive-Gain Amplifier with Switched-Capacitor
ADC Driving Capability

ADC Driving Capability

H. Wang<sup>1</sup>, G. Mora-Puchalt<sup>2</sup>, C. Lyden<sup>3</sup>, R. Maurino<sup>4</sup>, C. Birk<sup>3</sup>, <sup>1</sup>Analog Devices, Beijing, China

<sup>2</sup>Analog Devices, Valencia, Spain: <sup>3</sup>Analog Devices, Cork, Ireland: <sup>4</sup>Analog Devices, Turin, Italy

#### 4:15 PM

5.8 A 9.3nW All-in-One Bandgap Voltage and Current Reference Circuit

Y. Ji, C. Jeon, H. Son, B. Kim, H-J. Park, J-Y. Sim Pohang University of Science and Technology, Pohang, Korea

## 4:30 PM

5.9 An 18.75μW Dynamic-Distributing-Bias Temperature Sensor with 0.87°C (3σ) Untrimmed Inaccuracy and 0.00946mm² Area

Y-C.  $Hsu^{'}$ , C-L.  $Tai^{'}$ , M-C.  $Chuang^{'}$ , A.  $Roth^{2}$ , E.  $Soenen^{2}$ ;  $^{\dagger}TSMC$ , Hsinchu, Taiwan  $^{2}TSMC$ , Austin, TX

## 4:45 PM

5.10 A 1A LDO Regulator Driven by a 0.0013mm<sup>2</sup> Class-D Controller

W. Xu, P. Upadhyaya, X. Wang, R. Tsang, L. Lin, Marvell, Santa Clara, CA

#### 5:00 PM

5.11 A 65nm Inverter-Based Low-Dropout Regulator with Rail-to-Rail Regulation and over -20dB PSR at 0.2V Lowest Supply Voltage

F. Yang, P. K. T. Mok, Hong Kong University of Science and Technology, Hong Kong, China

## **Ultra-High-Speed Wireline**

Session Chair: Simone Erba, STMicroelectronics, Pavia, Italy Associate Chair: Takayuki Shibasaki, Fujitsu Laboratories, Kawasaki, Japan

### 1:30 PM

## 6.1 A 56Gb/s PAM-4/NRZ Transceiver in 40nm CMOS

*P-J. Peng, J-F. Li, L-Y. Chen, J. Lee* National Taiwan University, Taipei, Taiwan

### 2:00 PM

## 6.2 A 60Gb/s 288mW NRZ Transceiver with Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65nm CMOS Technology

J. Han<sup>1</sup>, Y. Lu<sup>2</sup>, N. Sutardja<sup>1</sup>, E. Alon<sup>1</sup>
<sup>1</sup>University of California, Berkeley, CA
<sup>2</sup>Qualcomm Atheros. San Jose. CA

#### 2:30 PM

## 6.3 A 40-to-56Gb/s PAM-4 Receiver with 10-Tap Direct Decision-Feedback Equalization in 16nm FinFET

J. Im<sup>1</sup>, D. Freitas<sup>1</sup>, A. Roldan<sup>2</sup>, R. Casey<sup>2</sup>, S. Chen<sup>1</sup>, A. Chou<sup>1</sup>, T. Cronin<sup>1</sup>, K. Geary<sup>2</sup>, S. McLeod<sup>1</sup>, L. Zhou<sup>1</sup>, I. Zhuang<sup>1</sup>, J. Han<sup>4</sup>, S. Lin<sup>4</sup>, P. Upadhyaya<sup>1</sup>, G. Zhang<sup>1</sup>, Y. Frans<sup>1</sup>, K. Chang<sup>1</sup>,

<sup>1</sup>Xilinx, San Jose, CA

<sup>2</sup>Xilinx, Singapore, Singapore

<sup>3</sup>Xilinx, Cork, Ireland

<sup>4</sup>University of California, Berkeley, CA

## Break 3:00 PM

## 3:15 PM

## 6.4 A 64Gb/s PAM-4 Transmitter with 4-Tap FFE and 2.26pJ/b Energy Efficiency in 28nm CMOS FDSOI

G. Steffan<sup>†</sup>, E. Depaoli<sup>†</sup>, E. Monaco<sup>†</sup>, N. Sabatino<sup>†</sup>, W. Audoglio<sup>†</sup>, A. A. Rossi<sup>†</sup>, S. Erba<sup>†</sup>, M. Bassi<sup>‡</sup>, A. Mazzanti<sup>‡</sup>

<sup>1</sup>STMicroelectronics, Pavia, Italy <sup>2</sup>University of Pavia, Pavia, Italy

#### 3:45 PM

## 6.5 A 1.8pJ/b 56Gb/s PAM-4 Transmitter with Fractionally Spaced FFE in 14nm CMOS

T. O. Dickson, H. A. Ainspan, M. Meghelli IBM T. J. Watson Research Center, Yorktown Heights, NY

#### 4:15 PM

## 6.6 A 22.5-to-32Gb/s 3.2pJ/b Referenceless Baud-Rate Digital CDR with DFE and CTLE in 28nm CMOS

W. Rahman<sup>1</sup>, D. Yoo<sup>1</sup>, J. Liang<sup>1</sup>, A. Sheikholeslami<sup>1</sup>, H. Tamura<sup>2</sup>, T. Shibasaki<sup>2</sup>, H. Yamaguchi<sup>2</sup>

<sup>1</sup>University of Toronto, Toronto, Canada

<sup>2</sup>Fujitsu Laboratories, Kawasaki, Japan

#### 4:45 PM

## 6.7 A 28Gb/s Digital CDR with Adaptive Loop Gain for Optimum Jitter Tolerance

<sup>2</sup>Fujitsu Laboratories, Kawasaki, Japan

## Demonstration Session 1, Monday February 6th, 5:00-7:00 PM

This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 6<sup>th</sup>, and Tuesday February 7<sup>th</sup>, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2017, as noted by the symbol **DS1** 

- 3.2 Zen: A Next-Generation High-Performance x86 Core
- 3.7 A 1920×1080 30fps 2.3TOPS/W Stereo-Depth Processor for Robust Autonomous Navigation
- 4.1 A 640×480 Dynamic Vision Sensor with a 9μm Pixel and 300Meps Address-Event Representation
- 4.2 A Fully Integrated CMOS Fluorescence Biochip for Multiplex Polymerase Chain-Reaction (PCR) Processes
- 4.5 A 1.8e<sub>rms</sub> Temporal Noise Over 110dB Dynamic Range 3.4µm Pixel Pitch Global Shutter CMOS Image Sensor with Dual-Gain Amplifiers, SS-ADC and Multiple-Accumulation Shutter
- 4.6 A 1/2.3in 20Mpixel 3-Layer Stacked CMOS Image Sensor with DRAM
- 4.7 A 2.1Mpixel Organic-Film Stacked RGB-IR Image Sensor with Electrically Controllable IR Sensitivity
- 4.9 A 1ms High-Speed Vision Chip with 3D-Stacked 140GOPS Column-Parallel PEs for Spatio-Temporal Image Processing
- 5.1 A 5×80W 0.004% THD+N Automotive Multiphase Class-D Audio Amplifier with Integrated Low-Latency ΔΣ ADCs for Digitized Feedback after the Output Filter
- 5.3 A 95µW 24MHz Digitally Controlled Crystal Oscillator for IoT Applications with 36nJ Start-Up Energy and >13× Start-Up Time Reduction Using a Fully-Autonomous Dynamically Adjusted Load
- 5.4 Frequency-Locked-Loop Ring Oscillator with 3ns Peak-to-Peak Accumulated Jitter in 1ms Time Window for High-Resolution Frequency Counting
- 5.5 A Quadrature Relaxation Oscillator with a Process-Induced Frequency-Error Compensation Loop
- 5.7 A 19nV/√Hz-Noise 2μV-Offset 75μA Low-Drift Capacitive-Gain Amplifier with Switched-Capacitor ADC Driving Capability
- 6.3 A 40-to-56Gb/s PAM-4 Receiver with 10-Tap Direct Decision-Feedback Equalization in 16nm FinFET
- 7.4 A 915MHz Asymmetric Radio Using Q-Enhanced Amplifier for a Fully Integrated 3×3×3mm³ Wireless Sensor Node with 20m Non-Line-of-Sight Communication
- 7.5 A TCXO-Less 100Hz-Minimum-Bandwidth Transceiver for Ultra-Narrow-Band Sub-GHz loT Cellular Networks
- 7.7 A 118mW 23.3GS/s Dual-Band 7.3GHz and 8.7GHz Impulse-Based Direct RF Sampling Radar SoC in 55nm CMOS
- 8.1 Improved Power-Side-Channel-Attack Resistance of an AES-128 Core via a Security-Aware Integrated Buck Voltage Regulator
- 9.2 A 0.6nJ -0.22/+0.19°C Inaccuracy Temperature Sensor Using Exponential Subthreshold Oscillation Dependence
- 9.5 A 1.8V True-Differential 140dB SPL Full-Scale Standard CMOS MEMS Digital Microphone Exhibiting 67dB SNR
- 9.6 A 3.9kHz-Frame-Rate Capacitive Touch System with Pressure/Tilt Angle Expressions of Active Stylus Using Multiple-Frequency Driving Method for 65" 104×64 Touch Screen Panel
- 9.7 A 6.9mW 120fps 28×50 Capacitive Touch Sensor with 41.7dB SNR for 1mm Stylus Using Current-Driven ΔΣ ADCs
- 10.2 A Digitally Controlled 94.8%-Peak-Efficiency Hybrid Switched-Capacitor Converter for Bidirectional Balancing and Impedance-Based Diagnostics of Lithium-Ion Battery Arrays
- 10.3 A 94.2%-Peak-Efficiency 1.53A Direct-Battery-Hook-Up Hybrid Dickson Switched-Capacitor DC-DC Converter with Wide Continuous Conversion Ratio in 65nm CMOS

## Monday February 6th, 8:00 PM

## EE3: Quantum Engineering: Hype, Spin or Reality?

Organizer/ Moderator: Edoardo Charbon, Delft University of Technology Delft,
The Netherlands and EPFL, Lausanne, Switzerland

Quantum engineering is an emerging discipline, which involves studies of materials, devices, circuits, and architectures that are necessary to develop quantum-based systems. Recently, quantum computing has received significant attention, and large investments have been made in this field. Is this interest pure hype, or should we revise our views on computing? This Panel will address this question as well as various others: is our current understanding of classical electronics sufficient for the challenges ahead or should we all rethink the way we design circuits and systems? Will quantum engineering ultimately emerge as the next wave in research and products or will the economy of scale continue to rule? Will Moore's Law compete with, or enable, new quantum technologies?

#### **Panelists**

James S. Clarke, Intel, Hillsboro, OR
Kenneth Shepard, Columbia University, NewYork, NY
Lieven Vandersypen, Delft University of Technology, Delft, The Netherlands
Francesco Regazzoni, University of Lugano, Lugano, Switzerland
Andrea Morello, University of New South Wales, Sydney, Australia
Yoshihisa Yamamoto, Japan Science and Technology Agency, Tokyo, Japan

## **EE4: Semiconductor Economics:**

Time

**How Business Decisions are Engineered** 

Organizers: Ichiro Fujimori, Broadcom, Irvine, CA

Pavan Hanumolu, University of Illinois, Champaign, IL

Chair: Ichiro Fujimori, Broadcom, Irvine, CA

Topic

This Evening Session is not about circuits or chip architectures; rather it is a technical session on economics driving the semiconductor industry. Business leaders (CEOs, CFOs, VCs, Investors) use very sophisticated financial engineering and analysis tools to make decisions that sometimes do not appear to make sense to designers working in the technology trenches. In this evening session, several eminent speakers from the business community will present various behind-the-scenes technological and business aspects that lead to decisions which can have a profound impact on both the technology and the lives of circuit designers.

	<del></del>
8:00 PM	Introduction
8:05 PM	"Can't We All Just Get Along?" The Challenge in Managing Expectations of Disparate Stakeholders Adam Spice, Maxlinear Corporation, Carlsbad, CA
8:30 PM	Boom vs. Bust: Valuation Methods for Technology Companies from Seed Round to Exit Armond Hairapetian, Miramar Ventures, Newport Beach, CA
8:55 PM	Semiconductor Startups & the IP Challenge: Build, Buy, Borrow, or Burn Ravi Subramanian, Mentor Graphics Corporation, San Jose, CA
9:20 PM	While Searching for the "Indies" You Discover the "New World": How to Manage and Finance Long Term Breakthroughs in the Semiconductor Industry Domenico Rossi, ST Microelectronics, Milan, Italy

## **Wireless Transceivers**

Session Chair: Yuu Watanabe, Waseda University, Kitakyushu, Japan Associate Chair: Danielle Griffith, Texas Instruments, Dallas, TX

## 8:30 AM

7.1 An 802.11ac Dual-Band Reconfigurable Transceiver Supporting up to Four VHT80 Spatial Streams with 116fs<sub>rms</sub>-Jitter Frequency Synthesizer and Integrated LNA/PA Delivering 256QAM 19dBm per Stream Achieving 1.733Gb/s PHY Rate

T-M. Chen<sup>1</sup>, Y. Lu<sup>1</sup>, P-N. Chen<sup>1</sup>, Y-H. Chang<sup>1</sup>, M-C. Liu<sup>1</sup>, P-Y. Chang<sup>1</sup>, C-J. Liang<sup>1</sup>, Y-C. Chen<sup>1</sup>, H-L. Lu<sup>1</sup>, J-Y. Ding<sup>1</sup>, C-C. Wang<sup>1</sup>, Y-L. Hsueh<sup>1</sup>, J-C. Tsai<sup>1</sup>, M-S. Hsu<sup>1</sup>, Y-H. Chung<sup>1</sup>, G. Chien<sup>2</sup>, ¹MediaTek, Hsinchu, Taiwan; ²MediaTek, San Jose, CA

## 9:00 AM

7.2 A 28GHz 32-Element Phased-Array Transceiver IC with Concurrent Dual Polarized Beams and 1.4 Degree Beam-Steering Resolution for 5G Communication

B. Sadhu<sup>1</sup>, Y. Tousi<sup>1</sup>, J. Hallin<sup>2</sup>, S. Sahl<sup>8</sup>, S. Reynolds<sup>1</sup>, Ö. Renström<sup>3</sup>, K. Sjögren<sup>2</sup>, O. Haapalahti<sup>3</sup>, N. Mazor<sup>4</sup>, B. Bokinge<sup>3</sup>, G. Weibull<sup>2</sup>, H. Bengtsson<sup>3</sup>, A. Carlinger<sup>3</sup>, E. Westesson<sup>5</sup>, J-E. Thillberg<sup>3</sup>, L. Rexberg<sup>3</sup>, M. Yeck<sup>1</sup>, X. Gu<sup>1</sup>, D. Friedman<sup>1</sup>, A. Valdes-Garcia<sup>1</sup>, <sup>1</sup>IBM T. J. Watson Research Center, Yorktown Heights, NY <sup>2</sup>Ericsson, Lindholmen, Sweden; <sup>3</sup>Ericsson, Kista, Sweden <sup>4</sup>IBM Research, Haifa, Israel; <sup>5</sup>Ericsson, Lund, Sweden

#### 9:30 AM

7.3 A 40nm Low-Power Transceiver for LTE-A Carrier Aggregation

C-S. Chiu<sup>1</sup>, S-C. Yen<sup>1</sup>, C-Y. Yu<sup>1</sup>, T-H. Wu<sup>1</sup>, C-Y. Chou<sup>1</sup>, S-C. Tseng<sup>1</sup>, C-H. Shen<sup>1</sup>, Y-T. Lu<sup>1</sup>, H. Chen<sup>1</sup>, S-Y. Yang<sup>1</sup>, Y-T. Chen<sup>1</sup>, G-K. Dehng<sup>1</sup>, Y. Chen<sup>2</sup>, C. Beghein<sup>2</sup>, D. Nalbantis<sup>2</sup>, M. Collados<sup>2</sup>, B. Tenbroek<sup>2</sup>, J. Strange<sup>2</sup>, C. Wang<sup>3</sup>

¹MediaTek, Hsinchu, Taiwan; ²MediaTek, Kent, United Kingdom; ³MediaTek, Austin, TX

## **Break 10:00 AM**

### 10:15 AM

7.4 A 915MHz Asymmetric Radio Using Q-Enhanced Amplifier for a Fully Integrated 3×3×3mm³ Wireless Sensor Node with 20m Non-Line-of-Sight Communication

L-X. Chuo<sup>1</sup>, Y. Shi<sup>1</sup>, Z. Luo<sup>1</sup>, N. Chiotellis<sup>1</sup>, Z. Foo<sup>1,2</sup>, G. Kim<sup>1,2</sup>, Y. Kim<sup>1,2</sup>, A. Grbic<sup>1</sup>, D. Wentzloff<sup>1</sup>, H-S. Kim<sup>1</sup>, D. Blaauw<sup>1</sup>

<sup>1</sup>University of Michigan, Ann Arbor, MI; <sup>2</sup>CubeWorks, Ann Arbor, MI

#### 10:45 AM

7.5 A TCXO-Less 100Hz-Minimum-Bandwidth Transceiver for Ultra-Narrow-DS1 Band Sub-GHz loT Cellular Networks

D. Lachartre<sup>1</sup>, F. Dehmas<sup>1</sup>, C. Bernier<sup>1</sup>, C. Fourtet<sup>2</sup>, L. Ouvry<sup>1</sup>, F. Lepin<sup>1</sup>, E. Mercier<sup>1</sup>, S. Hamard<sup>2</sup>, L. Zirphile<sup>2</sup>, S. Thuries<sup>1</sup>, F. Chaix<sup>1</sup>

<sup>1</sup>CEA-LETI-MINATEC, Grenoble, France; <sup>2</sup>Sigfox, Labège, France

## 11:15 AM

7.6 A +8dBm BLE/BT Transceiver with Automatically Calibrated Integrated RF Bandpass Filter and -58dBc TX HD2

W. Yang, D. Y. Hu, C. K. Lam, J. Q. Cui, L. K. Soh, D. C. Song, X. W. Zhong, H. C. Hor, C. L. Heng, MediaTek, Singapore, Singapore

## 11:45 AM

7.7 A 118mW 23.3GS/s Dual-Band 7.3GHz and 8.7GHz Impulse-Based Direct DS1 RF Sampling Radar SoC in 55nm CMOS

N. Andersen<sup>1</sup>, K. Granhaug<sup>1</sup>, J. A. Michaelsen<sup>1</sup>, S. Bagga<sup>1</sup>, H. A. Hjortland<sup>1</sup>, M. R. Knutsen<sup>1</sup>, T. S. Lande<sup>2</sup>, D. T. Wisland<sup>1,2</sup>, <sup>1</sup>Novelda AS, Oslo, Norway <sup>2</sup>University of Oslo, Oslo, Norway

## **Digital PLLs and Security Circuits**

Session Chair: Yasuhisa Shimazaki, Renesas Electronics, Tokyo, Japan Associate Chair: John Maneatis, True Circuits, Los Altos. CA

#### 8:30 AM

## 8.1 Improved Power-Side-Channel-Attack Resistance of an AES-128 Core DS1 via a Security-Aware Integrated Buck Voltage Regulator

M. Kar<sup>1</sup>, A. Singh<sup>1</sup>, S. Mathew<sup>2</sup>, A. Rajan<sup>2</sup>, V. De<sup>2</sup>, S. Mukhopadhyay<sup>1</sup> Georgia Institute of Technology, Atlanta, GA <sup>2</sup>Intel, Hillsboro, OR

### 9:00 AM

## 8.2 8Mb/s 28Mb/mJ Robust True-Random-Number Generator in 65nm CMOS Based on Differential Ring Oscillator with Feedback Resistors

E. Kim, M. Lee, J-J. Kim

Pohang University of Science and Technology, Pohang, Korea

## 9:30 AM

## 8.3 A 553F<sup>2</sup> 2-Transistor Amplifier-Based Physically Unclonable Function (PUF) with 1.67% Native Instability

K. Yang, Q. Dong, D. Blaauw, D. Sylvester University of Michigan, Ann Arbor, MI

#### Break 10:00 AM

## 10:15 AM

## 8.4 A 2.5ps 0.8-to-3.2GHz Bang-Bang Phase- and Frequency-Detector-Based All-Digital PLL with Noise Self-Adjustment

T. Jang<sup>1</sup>, S. Jeong<sup>1</sup>, D. Jeon<sup>2</sup>, K. D. Choo<sup>1</sup>, D. Sylvester<sup>1</sup>, D. Blaauw<sup>1</sup>
<sup>1</sup>University of Michigan, Ann Arbor, MI
<sup>2</sup>Seoul National University, Seoul, Korea

#### 10:45 AM

## 8.5 A 0.42ps-Jitter -241.7dB-FOM Synthesizable Injection-Locked PLL with Noise-Isolation LDO

H. C. Ngo, K. Nakata, T. Yoshioka, Y. Terashima, K. Okada, A. Matsuzawa Tokyo Institute of Technology, Tokyo, Japan

### 11:15 AM

## 8.6 A 2.5-to-5.75GHz 5mW 0.3ps<sub>rms</sub>-Jitter Cascaded Ring-Based Digital Injection-Locked Clock Multiplier in 65nm CMOS

D. Coombs, A. Elkholy, R. K. Nandwana, A. Elmallah, P. K. Hanumolu University of Illinois, Urbana, IL

#### 11:45 AM

## 8.7 A 0.0047mm<sup>2</sup> Highly Synthesizable TDC- and DCO-Less Fractional-N PLL with a Seamless Lock Range of f<sub>RFF</sub> to 1GHz

H. Cho<sup>1</sup>, K. Seong<sup>1</sup>, K-H. Cho<sup>2</sup>, J-H. Cho<sup>2</sup>, B. Kim<sup>1</sup>, H-J. Park<sup>1</sup>, J-Y. Sim<sup>1</sup> Pohang University of Science and Technology, Pohang, Korea <sup>2</sup>Samsung Electronics, Hwaseong, Korea

## Tuesday February 7th, 8:30 AM

## Sensors

Session Chair: Pedram Lajevardi, Bosch Research and Technology Center, Palo Alto, CA Associate Chair: Masayuki Miyamoto, Sharp, Nara, Japan

8:30 AM

9.1 A Resistor-Based Temperature Sensor with a 0.13pJ·K<sup>2</sup> Resolution FOM

S. Pan<sup>1</sup>, Y. Luo<sup>1,2</sup>, S. H. Shalmany<sup>1,3</sup>, K. A. Makinwa<sup>1</sup>

<sup>1</sup>Delft University of Technology, Delft, The Netherlands

<sup>2</sup>Ulm University, Ulm, Germany; <sup>3</sup>Broadcom, Bunnik, The Netherlands

9:00 AM

9.2 0.6nJ -0.22/+0.19°C Inaccuracy Temperature Sensor **DS1** Exponential Subthreshold Oscillation Dependence

K. Yang, Q. Dong, W. Jung, Y. Zhang, M. Choi, D. Blaauw, D. Sylvester University of Michigan, Ann Arbor, MI

9:15 AM

9.3 A BJT-Based Temperature Sensor with a Packaging-Robust Inaccuracy of ±0.3°C (3\sigma) from -55°C to +125°C After Heater-Assisted Voltage Calibration

B. Yousefzadeh, K. A. A. Makinwa, Delft University of Technology, Delft, The Netherlands

9:30 AM

9.4 A 27µW 0.06mm<sup>2</sup> Background Resonance Frequency Tuning Circuit Based on Noise Observation for a 1.71mW CT- $\Delta\Sigma$  MEMS Gyroscope Readout System with 0.9°/h Bias Instability

M. Marx<sup>1</sup>, D. De Dorigo<sup>1</sup>, S. Nessler<sup>1</sup>, S. Rombach<sup>2</sup>, M. Maurer<sup>2</sup>, Y. Manoli<sup>1,2</sup> <sup>1</sup>University of Freiburg - IMTEK, Freiburg, Germany <sup>2</sup>Hahn-Schickard, Villingen-Schwenningen, Germany

Break 10:00 AM

10:15 AM

9.5 A 1.8V True-Differential 140dB SPL Full-Scale Standard CMOS MEMS DS1 Digital Microphone Exhibiting 67dB SNR

E. Bach, R. Gaggl, L. Sant, C. Buffa, S. Stojanovic, D. Straeussnigg, A. Wiesbauer Infineon Technologies, Villach, Austria

10:30 AM

9.6 A 3.9kHz-Frame-Rate Capacitive Touch System with Pressure/Tilt Angle DS1 Expressions of Active Stylus Using Multiple-Frequency Driving Method for 65" 104×64 Touch Screen Panel

J-S. An<sup>1</sup>, S-H. Han<sup>2</sup>, J. E. Kim<sup>3</sup>, D-H. Yoon<sup>3</sup>, Y-H. Kim<sup>2</sup>, H-H. Hong<sup>2</sup>, J-H. Ye<sup>4</sup>, S-J. Jung<sup>1</sup>, S-H. Lee<sup>1</sup>, J-Y. Jeong<sup>1</sup>, K-H. Baek<sup>3</sup>, S-K. Hong<sup>1</sup>, O-K. Kwon<sup>1</sup> <sup>1</sup>Hanyang University, Seoul, Korea; <sup>2</sup>Leading UI, Anyang, Korea

<sup>3</sup>Chung-Ang University, Seoul, Korea; <sup>4</sup>MiraeTNS, Cheongju, Korea

10:45 AM

A 6.9mW 120fps 28×50 Capacitive Touch Sensor with 41.7dB SNR for 9.7 **DS1** 1mm Stylus Using Current-Driven  $\Delta\Sigma$  ADCs

H. Hwang<sup>1</sup>, H. Lee<sup>1</sup>, H. Kim<sup>2</sup>, Y. Chae<sup>1</sup>, <sup>1</sup>Yonsei University, Seoul, Korea; <sup>2</sup>TRAIS, Ansan, Korea

11:15 AM

An Energy-Efficient 3.7nV/√Hz Bridge-Readout IC with a Stable Bridge 9.8 Offset Compensation Scheme

H. Jiang, K. A. Makinwa, S. Nihtianov, Delft University of Technology, Delft, The Netherlands

11:45 AM

A 0.6nm Resolution 19.8mW Eddy-Current Displacement Sensor 9.9 Interface with 126MHz Excitation

V. Chaturvedi<sup>1</sup>, M. R. Nabavi<sup>2</sup>, J. Vogel<sup>1</sup>, K. A. Makinwa<sup>1</sup>, S. Nihtianov<sup>1</sup>

<sup>1</sup>Delft University of Technology, Delft, The Netherlands <sup>2</sup>Catena Microelectronics, Delft, The Netherlands

## DC-DC Converters

Session Chair: Hoi Lee, University of Texas at Dallas, Richardson, TX Associate Chair: Gerard Villar Pique, NXP Semiconductors, Eindhoven, The Netherlands

8:30 AM

10.1 A 1.1W/mm<sup>2</sup>-Power-Density 82%-Efficiency Fully Integrated 3:1 Switched-Capacitor DC-DC Converter in Baseline 28nm CMOS Using Stage Outphasing and Multiphase Soft-Charging

N. Butzen, M. Stevaert, KU Leuven, Leuven, Belgium

9:00 AM

10.2 A Digitally Controlled 94.8%-Peak-Efficiency Hybrid Switched-Capacitor **DS1** Converter for Bidirectional Balancing and Impedance-Based Diagnostics of Lithium-Ion Battery Arrays

C. Schaef<sup>1,2</sup>, E. Din<sup>1,3</sup>, J. T. Stauth<sup>1</sup>

<sup>1</sup>Dartmouth College, Hanover, NH; <sup>2</sup>Intel, Hillsboro, OR

<sup>3</sup>Hive Battery Management, Seattle, WA

9:30 AM

10.3 A 94.2%-Peak-Efficiency 1.53A Direct-Battery-Hook-Up Hybrid Dickson **DS1** Switched-Capacitor DC-DC Converter with Wide Continuous Conversion Ratio in 65nm CMOS

W-C. Liu. P. Assem. Y. Lei. P. Kumar Hanumolu. R. Pilawa-Podgurski University of Illinois, Urbana, IL

9:45 AM

10.4 A Hybrid Inductor-Based Flying-Capacitor-Assisted Step-Up/Step-Down DC-DC Converter with 96.56% Efficiency

Y-M. Ju, S-U. Shin, Y. Huh, S-H. Park, J-S. Bang, K-D. Kim, S-W. Choi, J-H. Lee, G-H. Cho, KAIST, Daejeon, Korea

Break 10:00 AM

10:15 AM

10.5 A Three-Level Single-Inductor Triple-Output Converter with an Adjustable Flying-Capacitor Technique for Low Output Ripple and Fast **Transient Response** 

L-C. Chu<sup>1</sup>. W-H. Yang<sup>1</sup>. X-Q. Zhang<sup>1</sup>. Y-J. Lai<sup>1</sup>. K-H. Chen<sup>1</sup>. C-L. Wev<sup>1</sup>. Y-H. Lin<sup>2</sup>. S-R. Lin<sup>2</sup>, T-Y, Tsai<sup>2</sup>

<sup>1</sup>National Chiao Tung University, Hsinchu, Taiwan

<sup>2</sup>Realtek Semiconductor, Hsinchu, Taiwan

10:45 AM

10.6 A 30MHz Hybrid Buck Converter with 36mV Droop and 125ns 1% Settling Time for a 1.25A/2ns Load Transient

L. Cheng, W-H. Ki

Hong Kong University of Science and Technology, Hong Kong, China

11:15 AM

10.7 A 25MHz 4-Phase SAW Hysteretic DC-DC Converter with 1-Cycle APC Achieving 190ns t<sub>settle</sub> to 4A Load Transient and Above 80% Efficiency in 96.7% of the Power Range

B. Lee, M. K. Song, A. Maity, D. B. Ma, University of Texas at Dallas, Richardson, TX

11:45 AM

10.8 A Buck Converter with 240pW Quiescent Power, 92% Peak Efficiency and a 2×106 Dynamic Range

A. Paidimarri<sup>1,2</sup>, A. P. Chandrakasan<sup>2</sup>

<sup>1</sup>IBM T. J. Watson Research Center, Yorktown Heights, NY

<sup>2</sup>Massachusetts Institute of Technology, Cambridge, MA

## **Nonvolatile Memory Solutions**

Session Chair: Takashi Kono, Renesas Electronics, Tokyo, Japan Associate Chair: Ki-Tae Park, Samsung Electronics, Hwasung, Korea

### 8:30 AM

## 11.1 A 512Gb 3b/Cell Flash Memory on 64-Word-Line-Layer BiCS Technology

R. Yamashita¹, S. Magia¹, T. Higuchi², K. Yoneya², T. Yamamura², H. Mizukoshi¹, S. Zaitsu¹, M. Yamashita¹, S. Toyama¹, N. Kamae¹, J. Lee¹, S. Chen¹, J. Tao¹, W. Mak¹, X. Zhang¹, Y. Yu¹, Y. Utsunomiya², Y. Kato¹, M. Sakai¹, M. Matsumoto¹, H. Chibvongodze¹, N. Ookuma¹, H. Yabe¹, S. Taigor¹, R. Samineni¹, T. Kodama², Y. Kamata², Y. Namai², J. Huynh¹, S-E. Wang¹, Y. He¹, T. Pham¹, V. Saraf¹, A. Petkar¹, M. Watanabe¹, K. Hayashi¹, P. Swarnkar¹, H. Miwa¹, A. Pradhan¹, S. Dey¹, D. Dwibedy¹, T. Xavier¹, M. Balaga¹, S. Agarwal¹, S. Kulkarni¹, Z. Papasaheb¹, S. Deora¹, P. Hong¹, M. Wei¹, G. Balakrishnan¹, T. Ariki¹, K. Verma¹, C. Siau¹, Y. Dong¹, C-H. Lu¹, T. Miwa¹, F. Moogat¹

<sup>1</sup>Western Digital, Milpitas, CA <sup>2</sup>Toshiba, Yokohama, Japan

### 9:00 AM

## 11.2 A 1Mb Embedded NOR Flash Memory with 39µW Program Power for mm-Scale High-Temperature Sensor Nodes

Q. Dong<sup>1</sup>, Y. Kim<sup>1</sup>, I. Lee<sup>1</sup>, M. Choi<sup>1</sup>, Z. Li<sup>1</sup>, J. Wang<sup>1</sup>, K. Yang<sup>1</sup>, Y-P. Chen<sup>1</sup>, J. Dong<sup>1</sup>, M. Cho<sup>1</sup>, G. Kim<sup>1</sup>, W-K. Chang<sup>2</sup>, Y-S. Chen<sup>2</sup>, Y-D. Chih<sup>2</sup>, D. Blaauw<sup>1</sup>, D. Sylvester<sup>1</sup> University of Michigan, Ann Arbor, MI <sup>2</sup>TSMC, Hsinchu, Taiwan

#### 9:15 AM

## 11.3 A 10nm 32Kb Low-Voltage Logic-Compatible Anti-Fuse One-Time-Programmable Memory with Anti-Tampering Sensing Scheme

S-Y. Chou, Y-S. Chen, J-H. Chang, Y-D. Chih, T-Y. J. Chang TSMC Design Technology, Hsinchu, Taiwan

#### 9:30 AM

## 11.4 A 512Gb 3b/cell 64-Stacked WL 3D V-NAND Flash Memory

C. Kim, J-H. Cho, W. Jeong, I-H. Park, H-W. Park, D-H. Kim, D. Kang, S. Lee, J-S. Lee, W. Kim, J. Park, Y-L. Ahn, J. Lee, J-H. Lee, S. Kim, H-J. Yoon, J. Yu, N. Choi, Y. Kwon, N. Kim, H. Jang, J. Park, S. Song, Y. Park, J. Bang, S. Hong, B. Jeong, H-J. Kim, C. Lee, Y-S. Min, I. Lee, I-M. Kim, S-H. Kim, D. Yoon, K-S. Kim, Y. Choi, M. Kim, H. Kim, P. Kwak, J-D. Ihm, D-S. Byeon, J-Y. Lee, K-T. Park, K-H. Kyung Samsung Electronics, Hwasung, Korea

Break 10:00 AM

## **SRAM**

Session Chair: Fatih Hamzaoglu, Intel, Hillsboro, OR Associate Chair: Chun Shiah, Etron, Hsinchu, Taiwan

### 10:15 AM

## 12.1 A 7nm 256Mb SRAM in High-K Metal-Gate FinFET Technology with Write-Assist Circuitry for Low-V<sub>MIN</sub> Applications

J. Chang¹, Y-H. Chen¹, W-M. Chan¹, S. P. Singh¹, H. Cheng¹, H. Fujiwara¹, J-Y. Lin¹, K-C. Lin¹, J. Hung¹, R. Lee¹, H-J. Liao¹, J-J. Liaw², Q. Li², C-Y. Lin², M-C. Chiang², S-Y. Wu²

<sup>1</sup>TSMC Design Technology, Hsinchu, Taiwan

<sup>2</sup>TSMC, Hsinchu, Taiwan

### 10:45 AM

## 12.2 A 7nm FinFET SRAM Macro Using EUV Lithography for Peripheral Repair Analysis

T. Song, H. Kim, W. Rim, Y. Kim, S. Park, C. Park, M. Hong, G. Yang, J. Do, J. Lim, S. Lee, I. Kim, S. Baek, J. Jung, D. Ha, H. Jang, T. Lee, C-H. Park, B. Kwon, H. Jung, S. Cho, Y. Choo, J. Choi

Samsung Electronics, Hwasung, Korea

### 11:15 AM

## 12.3 A Low-Power and High-Performance 10nm SRAM Architecture for Mobile Applications

M. Clinton¹, H. Cheng², H. Liao², R. Lee², C-W. Wu², J. Yang², H-T. Hsieh², F. Wu², J-P. Yang², A. Katoch³, A. Achyuthan³, D. Mikan¹, B. Sheffield¹, J. Chang²

<sup>1</sup>TSMC Design Technology, Austin, TX

<sup>2</sup>TSMC Design Technology, Hsinchu, Taiwan

<sup>3</sup>TSMC Design Technology, Ottawa, Canada

## 11:45 AM

# 12.4 1.4Gsearch/s 2Mb/mm² TCAM Using Two-Phase-Precharge ML Sensing and Power-Grid Pre-Conditioning to Reduce Ldi/dt Power-Supply Noise by 50%

I. Arsovski<sup>1</sup>, M. Fragano<sup>1</sup>, R. M. Houle<sup>1</sup>, A. Patil<sup>1</sup>, V. Butler<sup>1,2</sup>, R. Kim<sup>3</sup>, R. Rodriguez<sup>1</sup>, T. Maffitt<sup>4</sup>, J. J. Oler<sup>1</sup>, J. Goss<sup>1</sup>, C. Parkinson<sup>5,6</sup>, M. A. Ziegerhofer<sup>1</sup>, S. Burns<sup>1</sup>

<sup>1</sup>Globalfoundries, Essex Junction, VT

<sup>2</sup>Green Mountain Semiconductor, Burlington, VT

3Globalfoundries, Endicott, NY

<sup>4</sup>IBM Research, Essex Junction, VT

<sup>5</sup>Globalfoundries, Raleigh, NC

<sup>6</sup>ASIC North, Raleigh, NC

## **High-Performance Transmitters**

Session Chair: Guang-Kaai Dehng, MediaTek, Hsinchu, Taiwan Associate Chair: Kyoohyun Lim, FCI, Seongnam, Korea

## 1:30 PM

A Fully Integrated Multimode Front-End Module for GSM/EDGE/TD-SCDMA/TD-LTE Applications 13.1 Using a Class-F CMOS Power Amplifier

M-D. Tsai<sup>1</sup>, C-C. Lin<sup>1</sup>, P-Y. Chen<sup>1</sup>, T-Y. Chang<sup>1</sup>, C-W. Tseng<sup>1</sup>, L-C. Lin<sup>1</sup>, C. Beale<sup>2</sup>, B. Tseng<sup>1</sup>, B. Tenbroek<sup>2</sup>, C-S. Chiu<sup>1</sup>, G-K. Dehng<sup>1</sup>, G. Chien<sup>3</sup>

<sup>1</sup>MediaTek, Hsinchu, Taiwan; <sup>2</sup>MediaTek, Kent, United Kingdom; <sup>3</sup>MediaTek, San Jose, CA

### 2:00 PM

A Digital Multimode Polar Transmitter Supporting 40MHz LTE Carrier Aggregation in 28nm 13.2 CMOS

M. Fulde<sup>1</sup>, A. Belitzer<sup>1</sup>, Z. Boos<sup>1</sup>, M. Bruennert<sup>1</sup>, J. Fritzin<sup>1</sup>, H. Geltinger<sup>2</sup>, M. Groinig<sup>3</sup>, D. Gruber<sup>3</sup>, S. Gruenberger<sup>3</sup>, T. Hartig<sup>3</sup>, V. Kampus<sup>3</sup>, B. Kapfelsberger<sup>1</sup>, F. Kuttner<sup>3</sup>, S. Leuschner<sup>1</sup>, T. Maletz<sup>1</sup>, A. Menkhoff<sup>1</sup>, J. Moreira<sup>1</sup>, A. Paussa<sup>3</sup>, D. Ponton<sup>3</sup>, H. Pretl<sup>4</sup>, D. Sira<sup>1</sup>, U. Steinacker<sup>1</sup>, N. Stevanovic<sup>1</sup> Intel, Neubiberg, Germany; <sup>2</sup>DPMA, Munich, Germany; <sup>3</sup>Intel, Villach, Austria; <sup>4</sup>DMCE, Linz, Austria

## 2:15 PM

13.3 A SAW-Less Reconfigurable Multimode Transmitter with a Voltage-Mode Harmonic-Reject Mixer in 14nm FinFET CMOS

V. Bhagavatula<sup>1</sup>, D. Kwon<sup>2</sup>, J. Lee<sup>2</sup>, Q-D. Bul<sup>2</sup>, J-H. Chol<sup>2</sup>, S-I. Lu<sup>1</sup>, S. Son<sup>1</sup> Samsung Semiconductor, San Jose, CA; <sup>2</sup>Samsung Electronics, Gyeongii-do, Korea

#### 2:30 PM

All-Digital RF Transmitter in 28nm CMOS with Programmable RX-Band Noise Shaping 13.4 E. Roverato¹, M. Kosunen¹, K. Cornelissens², S. Vatti², P. Stynen², K. Bertrand², T. Korhonen². H. Samsom<sup>2</sup>, P. Vandenameele<sup>2</sup>, J. Ryynänen<sup>1</sup>

<sup>1</sup>Aalto University, Espoo, Finland; <sup>2</sup>Huawei Technologies, Leuven, Belgium

### Break 3:00 PM

## 3:15 PM

A 0.35-to-2.6GHz Multilevel Outphasing Transmitter with a Digital Interpolating Phase 13.5 Modulator Enabling up to 400MHz Instantaneous Bandwidth

M. Kosunen<sup>1</sup>, J. Lemberg<sup>1</sup>, M. Martelius<sup>1</sup>, E. Roverato<sup>1</sup>, T. Nieminen<sup>1</sup>, M. Englund<sup>1</sup>, K. Stadius<sup>1</sup>, L. Anttila<sup>2</sup>, J. Pallonen<sup>3</sup>, M. Valkama<sup>2</sup>, J. Ryynänen<sup>1</sup>, ¹Aalto University, Espoo, Finland ²Tampere University of Technology, Tampere, Finland; ³Nokia, Espoo, Finland

## 3:30 PM

A 2.4GHz WLAN Digital Polar Transmitter with Synthesized Digital-to-Time Converter in 14nm 13.6

Trigate/FinFET Technology for IoT and Wearable Applications
P. Madoglio¹, H. Xu¹², K. Chandrashekar¹, L. Cuellar¹, M. Faisal¹³, W. Y. Li¹, H. S. Kim¹,
K. M. Nguyen¹, Y. Tan¹⁴, B. Carlton¹, V. Vaidya¹, Y. Wang¹, T. Tetzlaft¹, S. Suzuki¹, A. Fahim¹,
P. Seddighrad¹, J. Xie⁵, Z. Zhang⁵, D. S. Vemparala¹, A. Ravi¹, S. Pellerano¹, Y. Palaskas¹ <sup>1</sup>Intel, Hillsboro, OR; <sup>2</sup>Fudan University, Shanghai, China; <sup>3</sup>Movellus Circuits, Ann Arbor, MI <sup>4</sup>Radiawave Technologies, Shenzhen, China; <sup>5</sup>Intel, Chandler, AZ

## 3:45 PM

A 0.23mm<sup>2</sup> Digital Power Amplifier with Hybrid Time/Amplitude Control Achieving 22.5dBm at 13.7 28% PAE for 802.11g

D. Cousinard<sup>1</sup>, R. Winoto<sup>2</sup>, H. Li<sup>2</sup>, Y. Fang<sup>2</sup>, A. Ghaffari<sup>2</sup>, A. Olyaei<sup>2</sup>, O. Carnu<sup>2</sup>, P. Godoy<sup>2</sup>, A. Wong<sup>2</sup>, X. Zhao<sup>2</sup>, J. Liu<sup>2</sup>, A. Mitra<sup>2</sup>, R. Tsang<sup>2</sup>, L. Lin<sup>2</sup>, <sup>1</sup>Marvell, Etoy, Switzerland; <sup>2</sup>Marvell, Santa Clara, CA

### 4:15 PM

A 24dBm 2-to-4.3GHz Wideband Digital Power Amplifier with Built-In AM-PM Distortion Self-13.8 Compensation

J. Park<sup>1</sup>, Y. Wang<sup>2</sup>, S. Pellerano<sup>2</sup>, C. Hulf<sup>2</sup>, H. Wang<sup>1</sup> <sup>1</sup>Georgia Institute of Technology, Atlanta, GA: <sup>2</sup>Intel, Hillsboro, OR

## 4:30 PM

13.9 A 1.1V 28.6dBm Fully Integrated Digital Power Amplifier for Mobile and Wireless Applications in 28nm CMOS Technology with 35% PAE

A. Passamani<sup>1</sup>, D. Ponton<sup>1</sup>, E. Thaller<sup>1</sup>, G. Knoblinger<sup>1</sup>, A. Neviani<sup>2</sup>, A. Bevilacqua<sup>2</sup> <sup>1</sup>Intel, Villach, Austria; <sup>2</sup>University of Padova, Padova, Italy

#### 4:45 PM

13.10 A > 1W 2.2GHz Switched-Capacitor Digital Power Amplifier with Wideband Mixed-Domain Multi-Tap FIR Filtering of OOB Noise Floor

R. Bhat, J. Zhou, H. Krishnaswamv, Columbia University, New York, NY

## **Deep-Learning Processors**

Session Chair: Takashi Hashimoto, Panasonic, Osaka, Japan Associate Chair: Mahesh Mehendale. Texas Instruments, Bangalore, India

## 1:30 PM

## 14.1 A 2.9TOPS/W Deep Convolutional Neural Network SoC in FD-SOI 28nm DS2 for Intelligent Embedded Systems

G. Desoli<sup>†</sup>, N. Chawla<sup>2</sup>, T. Boesch<sup>3</sup>, S-P. Singh<sup>2</sup>, E. Guidetti<sup>†</sup>, F. De Ambroggi<sup>‡</sup>, T. Majo<sup>‡</sup>, P. Zambotti<sup>‡</sup>, M. Ayodhyawasi<sup>‡</sup>, H. Singh<sup>2</sup>, N. Aggarwal<sup>‡</sup>

<sup>1</sup>STMicroelectronics, Cornaredo, Italy; <sup>2</sup>STMicroelectronics, Greater Noida, India <sup>3</sup>STMicroelectronics, Geneva, Switzerland; <sup>4</sup>STMicroelectronics, Agrate Brianza, Italy

### 2:00 PM

## 14.2 DNPU: An 8.1TOPS/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks

D. Shin, J. Lee, J. Lee, H-J. Yoo, KAIST, Daejeon, Korea

#### 2:30 PM

## 14.3 A 28nm SoC with a 1.2GHz 568nJ/Prediction Sparse Deep-Neural-Network Engine with >0.1 Timing Error Rate Tolerance for IoT Applications

P. N. Whatmough, S. K. Lee, H. Lee, S. Rama, D. Brooks, G-Y. Wei Harvard University, Cambridge, MA

### Break 3:00 PM

### 3:15 PM

## 14.4 A Scalable Speech Recognizer with Deep-Neural-Network Acoustic Models and Voice-Activated Power Gating

M. Price, J. Glass, A. Chandrakasan Massachusetts Institute of Technology, Cambridge, MA

#### 3:45 PM

## 14.5 ENVISION: A 0.26-to-10TOPS/W Subword-Parallel Dynamic-Voltage-Accuracy-Frequency-Scalable Convolutional Neural Network Processor in 28nm FDSOI

B. Moons, R. Uytterhoeven, W. Dehaene, M. Verhelst, KU Leuven, Leuven, Belgium

#### 4:15 PM

# 14.6 A 0.62mW Ultra-Low-Power Convolutional-Neural-Network FaceDS2 Recognition Processor and a CIS Integrated with Always-On Haar-Like Face Detector

K. Bong, S. Choi, C. Kim, S. Kang, Y. Kim, H-J. Yoo, KAIST, Daejeon, Korea

#### 4:45 PM

# 14.7 A 288µW Programmable Deep-Learning Processor with 270KB On-Chip Weight Storage Using Non-Uniform Memory Hierarchy for Mobile Intelligence

S. Bang<sup>1</sup>, J. Wang<sup>1</sup>, Z. Li<sup>1</sup>, C. Gao<sup>1</sup>, Y. Kim<sup>1,2</sup>, Q. Dong<sup>1</sup>, Y-P. Chen<sup>1</sup>, L. Fick<sup>1</sup>, X. Sun<sup>1</sup>, R. Dreslinski<sup>1</sup>, T. Mudge<sup>1</sup>, H. S. Kim<sup>1</sup>, D. Blaauw<sup>1</sup>, D. Sylvester<sup>1</sup>
<sup>1</sup>University of Michigan, Ann Arbor, MI: <sup>2</sup>CubeWorks, Ann Arbor, MI

#### 5:00 PM

## 14.8 A 135mW Fully Integrated Data Processor for Next-Generation Sequencing

Y-C.  $Wu^1$ , J-H.  $Hung^2$ , C-H.  $Yang^{1.2}$ ,  $^1$ National Taiwan University, Taipei, Taiwan  $^2$ National Chiao Tung University, Hsinchu, Taiwan

## **Innovations in Technologies and Circuits**

Session Chair: Jan Genoe, imec, Leuven, Belgium Associate Chair: Hiroshi Fuketa, AIST, Tsukuba, Japan

1:30 PM

## 15.1 Large-Scale Acquisition of Large-Area Sensors Using an Array of DS2 Frequency-Hopping ZnO Thin-Film-Transistor Oscillators

Y. Afsar, T. Moy, N. Brady, S. Wagner, J. C. Sturm, N. Verma, Princeton University, Princeton, NJ

2:00 PM

## 15.2 A Flexible ISO14443-A Compliant 7.5mW 128b Metal-Oxide NFC DS2 Barcode Tag with Direct Clock Division Circuit from 13.56MHz Carrier

K. Mvnv¹. Y-C. Lai². N. Papadopoulos¹. F. De Roose¹.³. M. Amevs¹. M. Willegems¹.

S. Smout<sup>1</sup>, S. Steudel<sup>1</sup>, W. Dehaene<sup>1,3</sup>, J. Genoe<sup>1,3</sup>

<sup>1</sup>imec, Heverlee, Belgium; <sup>2</sup>AU Optronics, Hsinchu, Taiwan; <sup>3</sup>KU Leuven, Leuven, Belgium

2:30 PM

## 15.3 An a-IGZO Asynchronous Delta-Sigma Modulator on Foil Achieving up to 43dB SNR and 40dB SNDR in 300Hz Bandwidth

C. Garripoli<sup>1</sup>, J-L. P. J. van der Steen<sup>2</sup>, E. Smits<sup>2</sup>, G. H. Gelinck<sup>2</sup>, A. H. M. Van Roermund<sup>1</sup>,

E. Cantatore1

<sup>1</sup>Eindhoven University of Technology, Eindhoven, The Netherlands

<sup>2</sup>Holst Centre / TNO, Eindhoven, The Netherlands

Break 3:00 PM

3:15 PM

## 15.4 A 1024-Element Scalable Optical Phased Array in 0.18µm SOI CMOS

DS2 S. Chung, H. Abediasl, H. Hashemi, University of Southern California, Los Angeles, CA

3:45 PM

## 15.5 Cryo-CMOS Circuits and Systems for Scalable Quantum Computing

E. Charbon<sup>1,2,3</sup>, F. Sebastiano<sup>1</sup>, M. Babaie<sup>1</sup>, A. Vladimirescu<sup>4,5</sup>, M. Shahmohammadi<sup>1</sup>,

R. B. Staszewski<sup>1</sup>, H. A. Homulle<sup>1</sup>, B. Patra<sup>1</sup>, J. P. van Dijk<sup>1</sup>, R. M. Incandela<sup>1</sup>, L. Song<sup>1,6</sup>,

B. Valizadehpasha1

 $^{1}$ Delft University of Technology, Delft, The Netherlands;  $^{2}$ EPFL, Lausanne, Switzerland

<sup>3</sup>Intel, Hillsboro, OR; <sup>4</sup>University of California, Berkeley, CA

<sup>5</sup>Institut Supérieur d'Electronique de Paris, Paris, France; <sup>6</sup>Tsinghua University, Beijing, China

4:15 PM

## 15.6 A 30-to-80MHz Simultaneous Dual-Mode Heterodyne Oscillator Targeting NEMS Array Gravimetric Sensing Applications with a 300zg Mass Resolution

G. Gourlat, M. Sansa, P. Villard, G. Sicard, G. Jourdan, I. Ouerghi, G. Billiot, S. Hentz CEA-LETI-MINATEC, Grenoble, France

4:30 PM

## 15.7 Heterogeneous Integrated CMOS-Graphene Sensor Array for Dopamine Detection

B. Nasri, T. Wu, A. Alharbi, M. Gupta, R. RanjitKumar, S. Sebastian, Y. Wang, R. Kiani, D. Shahrjerdi, New York University, Brooklyn, NY

4:45 PM

## 15.8 A Permanent Digital Archive System Based on 4F<sup>2</sup> X-Point Multi-Layer Metal Nano-Dot Structure

N. Miura, S. Liu, T. Watanabe, S. Imai, M. Nagata, Kobe University, Kobe, Japan

5:00 PM

## 15.9 An Integrated Optical Physically Unclonable Function Using Process-Sensitive Sub-Wavelength Photonic Crystals in 65nm CMOS

X. Lu, L. Hong, K. Sengupta, Princeton University, Princeton, NJ

## **Gigahertz Data Converters**

Session Chair: Jan Mulder, Broadcom, Bunnik, The Netherlands Associate Chair: Paul Ferguson, Analog Devices, Wilmington, MA

### 1:30 PM

## 16.1 A 13b 4GS/s Digitally Assisted Dynamic 3-Stage Asynchronous **Pipelined-SAR ADC**

B. Vaz<sup>1</sup>, A. Lynam<sup>1</sup>, B. Verbruggen<sup>1</sup>, A. Laraba<sup>2</sup>, C. Mesadri<sup>1</sup>, A. Boumaalif<sup>3</sup>, J. Mcgrath<sup>3</sup>, U. Kamath<sup>1</sup>, R. D. L. Torre<sup>1</sup>, A. Manlapat<sup>1</sup>, D. Breathnach<sup>3</sup>, C. Erdmann<sup>1</sup>, B. Farley<sup>1</sup> <sup>1</sup>Xilinx, Dublin, Ireland; <sup>2</sup>Xilinx, San Jose, CA; <sup>3</sup>Xilinx, Cork, Ireland

## 2:00 PM

## 16.2 A 9GS/s 1GHz-BW Oversampled Continuous-Time Pipeline ADC DS2 Achieving -161dBFS/Hz NSD

H. Shibata<sup>1</sup>, V. Kozlov<sup>1</sup>, Z. Ji<sup>1</sup>, A. Ganesan<sup>2</sup>, H. Zhu<sup>2</sup>, D. Paterson<sup>2</sup> <sup>1</sup>Analog Devices, Toronto, Canada; <sup>2</sup>Analog Devices, Wilmington, MA

## 2:30 PM

## 16.3 A 330mW 14b 6.8GS/s Dual-Mode RF DAC in 16nm FinFET Achieving -70.8dBc ACPR in a 20MHz Channel at 5.2GHz

C. Erdmann, E. Cullen, D. Brouard, R. Pelliconi, B. Verbruggen, J. Mcgrath, D. Collins, M. De La Torre, P. Gay, P. Lynch, P. Lim, A. Collins, B. Farley Xilinx, Dublin, Ireland

## Break 3:00 PM

#### 3:15 PM

## 16.4 A 5mW 7b 2.4GS/s 1-then-2b/cycle SAR ADC with Background Offset Calibration

C-H. Chan<sup>1</sup>, Y. Zhu<sup>1</sup>, I-M. Ho<sup>1</sup>, W-H. Zhang<sup>1</sup>, S-P. U<sup>1,2</sup>, R. P. Martins<sup>1,3</sup> <sup>1</sup>University of Macau, Macau, China; <sup>2</sup>Synopsys Macau Ltd, Macau, China <sup>3</sup>Instituto Superior Tecnico/University of Lisboa, Lisboa, Portugal

## 3:45 PM

## 16.5 An 8GS/s Time-Interleaved SAR ADC with Unresolved Decision Detection Achieving -58dBFS Noise and 4GHz Bandwidth in 28nm CMOS

J. P. Keane<sup>1</sup>, N. J. Guilar<sup>1</sup>, D. Stepanovic<sup>1,2</sup>, B. Wuppermann<sup>1</sup>, C. Wu<sup>1</sup>, C. W. Tsang<sup>1,3</sup>, R. Neff<sup>1</sup>, K. Nishimura<sup>1</sup>

<sup>1</sup>Keysight Technologies, Santa Clara, CA; <sup>2</sup>now with Apple, Cupertino, CA 3now with Adecco, Mountain View, CA

#### 4:15 PM

## 16.6 A 10b DC-to-20GHz Multiple-Return-to-Zero DAC with >48dB SFDR

L. Duncan<sup>1</sup>, B. Dupaix<sup>1</sup>, J. McCue<sup>1</sup>, B. Mathieu<sup>1</sup>, M. LaRue<sup>1</sup>, M. Teshome<sup>2</sup>, M-J. Choe<sup>2</sup>, W. Khalil<sup>1</sup>

<sup>1</sup>Ohio State University, Columbus, OH

<sup>2</sup>Teledyne Scientific and Imaging, Thousand Oaks, CA

#### 4:45 PM

## 16.7 A 12b 10GS/s Interleaved Pipeline ADC in 28nm CMOS Technology

DS2 S. Devarajan<sup>1</sup>, L. Singer<sup>1</sup>, D. Kelly<sup>1</sup>, S. Kosic<sup>2</sup>, T. Pan<sup>1</sup>, J. Silva<sup>1</sup>, J. Brunsilius<sup>2</sup>,

D. Rey-Losada<sup>2</sup>, F. Murden<sup>3</sup>, C. Speir<sup>3</sup>, J. Bray<sup>2</sup>, E. Otte<sup>1</sup>, N. Rakuljic<sup>2</sup>, P. Brown<sup>3</sup>,

T. Weigandt<sup>2</sup>, Q. Yu<sup>1</sup>, D. Paterson<sup>1</sup>, C. Petersen<sup>2</sup>, J. Gealow<sup>1</sup>

<sup>1</sup>Analog Devices, Wilmington, MA; <sup>2</sup>Analog Devices, San Diego, CA

<sup>3</sup>Analog Devices, Greensboro, NC

## TX and RX Building Blocks

Session Chair: Brian Ginsburg, Texas Instruments, Dallas, TX Associate Chair: Payam Heydari, University of California, Irvine, Irvine, CA

#### 1:30 PM

17.1 A Digitally Assisted CMOS WiFi 802.11ac/11ax Front-End Module Achieving 12% PA Efficiency at 20dBm Output Power with 160MHz 256-QAM OFDM Signal

Y. H. Chee<sup>1</sup>, F. Golcuk<sup>1</sup>, T. Matsuura<sup>1</sup>, C. Beale<sup>2</sup>, J. F. Wang<sup>1</sup>, O. Shanaa<sup>1</sup> MediaTek, San Jose, CA; <sup>2</sup>MediaTek, Kent, United Kingdom

### 2:00 PM

17.2 A 28GHz Magnetic-Free Non-Reciprocal Passive CMOS Circulator Based on Spatio-Temporal Conductance Modulation

T. Dinc, H. Krishnaswamy, Columbia University, New York, NY

### 2:30 PM

17.3 A 60GHz On-Chip Linear Radiator with Single-Element 27.9dBm P<sub>sat</sub> and 33.1dBm Peak EIRP Using Multifeed Antenna for Direct On-Antenna Power Combining T. Chi, F. Wang, S. Li, M-Y. Huang, J. S. Park, H. Wang Georgia Institute of Technology, Atlanta, GA

### 2:45 PM

17.4 A Sub-mW Antenna-Impedance Detection Using Electrical Balance for Single-Step On-Chip Tunable Matching in Wearable/Implantable Applications

C. Lu, A. Ba, Y-H. Liu, X. Wang, C. Bachmann, K. Philips Holst Centre / imec. Eindhoven. The Netherlands

#### Break 3:00 PM

#### 3:15 PM

17.5 An Intrinsically Linear Wideband Digital Polar PA Featuring AM-AM and AM-PM Corrections Through Nonlinear Sizing, Overdrive-Voltage Control, and Multiphase RF Clocking

M. Hashemi<sup>T</sup>, Y. Shen<sup>T</sup>, M. Mehrpoo<sup>T</sup>, M. Acar<sup>2</sup>, R. van Leuken<sup>T</sup>, M. S. Alavi<sup>T</sup>, L. de Vreede<sup>T</sup>, Delft University of Technology, Delft, The Netherlands; Ampleon, Nijmegen, The Netherlands

#### 3:45 PM

17.6 Rapid and Energy-Efficient Molecular Sensing Using Dual mm-Wave Combs in 65nm CMOS: A 220-to-320GHz Spectrometer with 5.2mW Radiated Power and 14.6to-19.5dB Noise Figure

C. Wang, R. Han, Massachusetts Institute of Technology, Cambridge, MA

## 4:15 PM

17.7 A Packaged 90-to-300GHz Transmitter and 115-to-325GHz Coherent Receiver in CMOS for Full-Band Continuous-Wave mm-Wave Hyperspectral Imaging
T. Chi, M-Y. Huang, S. Li, H. Wang, Georgia Institute of Technology, Atlanta, GA

### 4:30 PM

17.8 A Compact 130GHz Fully Packaged Point-to-Point Wireless System with 3D-Printed DS2 26dBi Lens Antenna Achieving 12.5Gb/s at 1.55pJ/b/m

N. Dolatsha¹, B. Grave¹², M. Sawabyľ, C. Chen¹, A. Babveyh¹, S. Kananian¹, A. Bisognin³⁴, C. Luxey³, F. Gianesello⁴, J. Costa⁵, C. Fernandes⁵, A. Arbabian¹, ¹Stanford University, Stanford, CA ²CEA-LETI-MINATEC, Grenoble, France; ³University of Nice, Nice, France ⁴STMicroelectronics. Crolles. France; ⁵University of Lisbon. Lisbon. Portugal

## 4:45 PM

### 17.9 A 105Gb/s 300GHz CMOS Transmitter

K. Takano', S. Amakawa', K. Katayama', S. Hara², R. Dong², A. Kasamatsu², I. Hosako², K. Mizuno³, K. Takahash², T. Yoshida', M. Fujishima', 'Hiroshima University, Higashihiroshima, Japan <sup>2</sup>National Institute of Information and Communications Technology, Koganei, Japan <sup>3</sup>Panasonic, Yokohama, Japan

#### 5:00 PM

17.10 A 318-to-370GHz Standing-Wave 2D Phased Array in 0.13µm BiCMOS H. Jalili, O. Momeni. University of California, Davis, CA

## **TIMETABLE OF ISSCC 2017 SESSIONS**

ISSCC 2017 • SUNDAY FEBRUARY 5™							
			Tutorials				
8:30 AM	T1: mm-Wave Frequency Generation	and Synthesis in Silicon <b>T2:</b> NAND	Flash Memory Design and Architecture	Trends T3: Readout Circuits for	T3: Readout Circuits for Physiological Signal Measurements		
10:30 AM	<b>T4:</b> Energy-Efficient Processors for	Deep Learning <b>T5</b> : Funda	mentals of Time-Based Circuits	<b>T6:</b> Signal Integrity An	T6: Signal Integrity Analysis for Gb/s Links		
1:30 PM	1:30 PM T7: Design Trade-Offs in Digital Intensive PLLs T8: Fundamentals of Class-D Amplifier Design						
3:30 PM	T9: Integrated mm-Wave Transmitte	ers and Receivers for Spatial-Filteri	ng Arrays <b>T</b>	<b>110:</b> Circuits and Technologies for C	ell and Brain Interfacing		
	Forums						
8:00 AM	3						
		Events Below in Bold Box	are Included with your Confere	ence Registration			
7:30 P	M EE1: Student Decearch Provious	: Short Presentations with Poster	Evening Events Session 8:00 PM EE2	: Intelligent Machines: Will the Tech	nological Cingularity Hannon?		
7.50 F	W LET. Student-Nesearch Freview		17 • Monday February		nological Singularity Happens		
		15500 20	Paper Sessions				
8:30 AM			Session 1: Plenary Session				
1:30 PM	Session 2: Power Amplifiers	Session 3: Digital Processors	Session 4: Imagers	Session 5: Analog Techniques	Session 6: Ultra-High-Speed Wireline		
I 2noon to 7:00 PM — Book Displays • 5:00 PM to 7:00 PM — Demonstration Session • 5:15 PM — Author Interviews • Social Hour  Evening Events							
8:00 PM	<b>EE3:</b> Quantum Engir	neering: Hype, Spin, or Reality?		EE4: Semiconductor Economics: How Business Decisions are Engineered			
		ISSCC 20	17 • TUESDAY FEBRUARY	<b>7</b> <sup>тн</sup>			
		Caratan 0	Paper Sessions		6 : 11		
8:30 AM	Session 7: Wireless Transceivers	Session 8: Digital PLLs and Security Circuits	Session 9: Sensors	Session 10: DC-DC Converters	Session II: Nonvolatile Memory Solutions Session I2: SRAM		
1:30 PM	Session 13: High-Performance Transmitters	Session 14: Deep-Learning Processors	Session 15: Innovations in Technologies and Circuits	Session 16: Gigahertz Data Converters	Session 17: TX and RX Building Blocks		
1	10:00 AM to 7:00 PM - Book D	oisplays • 5:00 PM to 7:00	PM - Demonstration Session Evening Events	• 5:15 PM — Author Int	terviews • Social Hour		
8:00 PM	EE5: When Will	We Stop Driving Our Cars?		<b>EE6:</b> Return of Survey Say	ys!		
		ISSCC 2017	7 • WEDNESDAY FEBRUAR	Y 8 <sup>TH</sup>			
			Paper Sessions				
8:30 AM	Session 18: Full Duplex Wireless Front-Ends	Session 20: Digital Voltage Regulators and	Session 21: Smart SoCs for Innovative	Session 22: Harvesting and Wireless	Session 23: DRAM, MRAM &		
	Session 19: Frequency Generation	Low-Power Techniques	Applications	Power	DRAM Interfaces		
1:30 PM	Session 24: Wireless Receivers and Synthesizers	Session 25: GaN Drivers and Galvanic Isolators Session 26: Processor-Power Management and Clocking	Session 27:	Session 28: Hybrid ADCs	Session 29: Optical- and Electrical-Link Innovations		
10:00 AM to 3:00 PM — Book Displays • 5:15 PM — Author Interviews							
			7 • THURSDAY FEBRUARY				
8:00 AM	Short Course: Ultra-Low-Power Analog Design	F3: Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems	F4: Wireless Low-Power Transceivers	F5:	F6: Pushing the Performance Limits in Data Converters		

32 33

## Demonstration Session 2, Tuesday, February 7th, 5:00-7:00 PM

This year, the Demonstration Session extending in selected regular papers, both Academic and Industrial, will take place on Monday February 6<sup>th</sup>, and Tuesday February 7<sup>th</sup>, from 5 pm until 7 pm in the Golden Gate Hall. These demonstrations will feature real-life applications made possible by new ICs presented at ISSCC 2017, as noted by the symbol **DS2** 

- 14.1 A 2.9TOPS/W Deep Convolutional Neural Network SoC in FD-SOI 28nm for Intelligent Embedded Systems
- 14.6 A 0.62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like Face Detector
- 15.1 Large-Scale Acquisition of Large-Area Sensors Using an Array of Frequency-Hopping ZnO Thin-Film-Transistor Oscillators
- 15.2 A Flexible ISO14443-A Compliant 7.5mW 128b Metal-Oxide NFC Barcode Tag with Direct Clock Division Circuit from 13.56MHz Carrier
- 15.4 A 1024-Element Scalable Optical Phased Array in 0.18um SOI CMOS
- 16.2 A 9GS/s 1GHz-BW Oversampled Continuous-Time Pipeline ADC Achieving -161dBFS/Hz NSD
- 16.7 A 12b 10GS/s Interleaved Pipeline ADC in 28nm CMOS Technology
- 17.8 A Compact 130GHz Fully Packaged Point-to-Point Wireless System with 3D-Printed 26dBi Lens Antenna Achieving 12.5Gb/s at 1.55oJ/b/m
- 17.9 A 105Gb/s 300GHz CMOS Transmitter
- 18.2 Highly-Linear Integrated Magnetic-Free Circulator-Receiver for Full-Duplex Wireless
- 18.3 A Single-Port Duplex RF Front-End for X-Band Single-Antenna FMCW Radar in 65nm CMOS
- 20.1 A Digitally Controlled Fully Integrated Voltage Regulator with On-Die Solenoid Inductor with Planar Magnetic Core in 14nm Tri-Gate CMOS
- 21.5 A 3-to-5V Input  $100V_{pp}$  Output 57.7mW 0.42% THD+N Highly Integrated Piezoelectric Actuator Driver
- 21.6 A 12nW Always-On Acoustic Sensing and Object Recognition Microsystem Using Frequency-Domain Feature Extraction and SVM Classification
- 21.8 An Actively Detuned Wireless Power Receiver with Public Key Cryptographic Authentication and Dynamic Power Allocation
- 22.1 A Self-Tuning Resonant Inductive Link Transmit Driver Using Quadrature-Symmetric Phase-Switched Fractional Capacitance
- 22.7 An Inductively-Coupled Wireless Power-Transfer System that is Immune to Distance and Load Variations
- 23.5 A 4Gb LPDDR2 STT-MRAM with Compact 9F<sup>2</sup> 1T1MTJ Cell and Hierarchical Bitline Architecture
- 24.2 A 0.1-to-3.1GHz 4-Element MIMO Receiver Array Supporting Analog/RF Arbitrary Spatial Filtering
- 24.5 A 4.5nW Wake-Up Radio with -69dBm Sensitivity
- 24.7 A 673µW 1.8-to-2.5GHz Dividerless Fractional-N Digital PLL with an Inherent Frequency-Capture Capability and a Phase-Dithering Spur Mitigation for IoT Applications
- 26.2 Power Supply Noise in a 22nm z13™ Microprocessor
- 27.4 A Sub-1dB NF Dual-Channel On-Coil CMOS Receiver for Magnetic Resonance Imaging

## Tuesday February 7th, 8:00 PM

**EE5: When Will We Stop Driving Our Cars?** 

Organizers: Martin Brox, Micron, Munich, Germany

Jonathan Chang, TSMC, Hsinchu, Taiwan

Howard Luong, Hong Kong University of Science and Technology,

Kowloon, Hong Kong

Paul Liang, MediaTek, Hsinchu, Taiwan

Moderator: Riccardo Mariani, Intel, Hillsboro, OR

Assisted driving has already arrived. However, widespread adaption of fully autonomous driving is still facing challenges. Will it arrive sooner, later, or ever? Is adoption still limited by technology, or are we simply waiting for the public or the infrastructure to be ready? This panel will discuss the introduction of autonomous driving from various angles. The goal of the discussion will be to arrive at an understanding of what needs to be done to enable mainstream adoption.

## **Panelists**

Roger Berg, Denso International America, Vista, CA Patrick Leteinturier, Infineon, Neubiberg, Germany Markus Tremmel, Bosch, Leonberg, Germany Jürgen Dickmann, Daimler, Ulm, Germany Sahin Kirtavit, NVIDIA, Santa Clara, CA

## **EE6: Return of Survey Says!**

Organizers: Harry Lee, MIT, Cambridge, MA

Matt Straayer, Maxim Integrated, North Chelmsford, MA

Moderator: Chris Mangelsdorf, Analog Devices, San Diego, CA

After the success of this evening event in 2016, Survey Says! returns to entertain the ISSCC audience. Two teams of panelists, all data-converter experts, compete to guess the most popular responses to a series of survey questions. While similar to the US game show "Family Feud", in this event the audience's participation is also solicited to make the evening more amusing and controversial than the TV game show. This year a new set of survey questions, both fun and technical, will be featured. Survey questions probe both professional and personal sides, for example: "What do you like about your job?" or "How do you get more time to tape-out?" or "Why does your project fall behind?". The contestants may ask for the audience's help after two failed guesses. This is an opportunity to learn how others in the field think in various situations and also to see how even the most experienced experts can struggle to guess even obvious answers when under pressure.

## **Panelists**

Robert Adams, Analog Devices, Wilmington, MA
Lucien Breems, NXP Semiconductors, Eindhoven, The Netherlands
Yun Chiu, University of Texas, Dallas, TX
Michael Choi, Samsung Electronics, Yongin, Korea
Ian Galton, University of California San Diego, La Jolla, CA
Shanthi Pavan, IIT Madras, Chennai, India
Kathleen Philips, imec/Holst Centre, Eindhoven, The Netherlands
Ken Poulton, Keysight Labs, Santa Clara, CA

## **Full Duplex Wireless Front-Ends**

Session Chair: Alyosha Molnar, Cornell University, Ithaca, NY Associate Chair: Jan Craninckx, imec, Leuven, Belgium

### 8:30 AM

## 18.1 A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

T. Zhang, A. Najafi, C. Su, J. C. Rudell University of Washington, Seattle, WA

### 9:00 AM

## 18.2 Highly-Linear Integrated Magnetic-Free Circulator-Receiver for Full-DS2 Duplex Wireless

N. Reiskarimian, M. Baraani Dastjerdi, J. Zhou, H. Krishnaswamy Columbia University, New York, NY

## 9:30 AM

## 18.3 A Single-Port Duplex RF Front-End for X-Band Single-Antenna FMCW DS2 Radar in 65nm CMOS

Y-H. Kao<sup>1</sup>, H-C. Chou<sup>1</sup>, C-C. Peng<sup>1</sup>, Y-J. Wang<sup>2</sup>, B. Su<sup>3</sup>, T-S. Chu<sup>1</sup>

<sup>1</sup>National Tsing Hua University, Hsinchu, Taiwan

<sup>2</sup>National Chiao Tung University, Hsinchu, Taiwan

<sup>3</sup>National Taiwan University, Taipei, Taiwan

Break 10:00 AM

## **Frequency Generation**

Session Chair: Andrea Mazzanti, University of Pavia, Pavia, Italy Associate Chair: Xiang Gao, Credo Semiconductor, Milpitas, CA

### 10:15 AM

19.1 A Fundamental-Frequency 114GHz Circular-Polarized Radiating Element with 14dBm EIRP, -99.3dBc/Hz Phase-Noise at 1MHz Offset and 3.7% Peak Efficiency

*P. Nazari, S. Jafarlou, P. Heydari* University of California, Irvine, CA

### 10:45 AM

19.2 A PVT-Robust -39dBc 1kHz-to-100MHz Integrated-Phase-Noise 29GHz Injection-Locked Frequency Multiplier with a 600µW Frequency-Tracking Loop Using the Averages of Phase Deviations for mm-Band 5G Transceivers

S. Yoo, S. Choi, J. Kim, H. Yoon, Y. Lee, J. Choi Ulsan National Institute of Science and Technology, Ulsan, Korea

### 11:00 AM

19.3 A 50-to-66GHz 65nm CMOS All-Digital Fractional-N PLL with 220fs<sub>rms</sub> Jitter

A. Hussein, S. Vasadi, M. Soliman, J. Paramesh Carnegie Mellon University, Pittsburgh, PA

### 11:30 AM

19.4 A 0.0049mm<sup>2</sup> 2.3GHz Sub-Sampling Ring-Oscillator PLL with Time-Based Loop Filter Achieving -236.2dB Jitter-FOM

*T-H. Chuang, H. Krishnaswamy* Columbia University, New York, NY

#### 11:45 AM

19.5 A 2.4GHz RF Fractional-N Synthesizer with 0.25f<sub>REF</sub> BW

L. Kong , B. Razavi University of California, Los Angeles, CA

#### 12:00 PM

19.6 A 0.2V Trifilar-Coil DCO with DC-DC Converter in 16nm FinFET CMOS with 188dB FOM, 1.3kHz Resolution, and Frequency Pushing of 38MHz/V for Energy Harvesting Applications

C-C. Li<sup>1</sup>, M-S. Yuan <sup>1</sup>, C-H. Chang<sup>1</sup>, Y-T. Lin<sup>1</sup>, C-C. Liao<sup>1</sup>, K. Hsieh<sup>1</sup>, M. Chen<sup>1</sup>, R. B. Staszewski<sup>2,3</sup>

<sup>1</sup>TSMC, Hsinchu, Taiwan

<sup>2</sup>Delft University of Technology, Delft, The Netherlands

<sup>3</sup>University College Dublin, Dublin, Ireland

## **Digital Voltage Regulators and Low-Power Techniques**

Session Chair: Atsuki Inoue, Fujitsu Laboratories, Kawasaki, Japan Associate Chair: Dennis Sylvester, University of Michigan, Ann Arbor, MI

#### 8:30 AM

## 20.1 A Digitally Controlled Fully Integrated Voltage Regulator with On-Die DS2 Solenoid Inductor with Planar Magnetic Core in 14nm Tri-Gate CMOS

H. K. Krishnamurthy, V. Vaidya, S. Weng, K. Ravichandran, P. Kumar, S. Kim, R. Jain, G. Matthew, J. Tschanz, V. De Intel. Hillsboro, OR

#### 9:00 AM

# 20.2 Digital Low-Dropout Regulator with Anti PVT-Variation Technique for Dynamic Voltage Scaling and Adaptive Voltage Scaling Multicore Processor

W-J. Tsou<sup>1</sup>, W-H. Yang<sup>1</sup>, J-H. Lin<sup>1</sup>, H. Chen<sup>1</sup>, K-H. Chen<sup>1</sup>, C-L. Wey<sup>1</sup>, Y-H. Lin<sup>2</sup>, S-R. Lin<sup>2</sup>, T-Y. Tsai<sup>2</sup>

<sup>1</sup>National Chiao Tung University, Hsinchu, Taiwan

<sup>2</sup>Realtek Semiconductor, Hsinchu, Taiwan

#### 9:30 AM

# 20.3 A 100nA-to-2mA Successive-Approximation Digital LDO with PD Compensation and Sub-LSB Duty Control Achieving a 15.1ns Response Time at 0.5V

L. G. Salem, J. Warchall, P. P. Mercier, University of California, San Diego, CA

#### **Break 10:00 AM**

#### 10:15 AM

## 20.4 An Output-Capacitor-Free Analog-Assisted Digital Low-Dropout Regulator with Tri-Loop Control

M. Huana<sup>1,2</sup>, Y. Lu<sup>1</sup>, S-P. U<sup>1,3</sup>, R. P. Martins<sup>1,4</sup>

<sup>1</sup>University of Macau, Macau, China

<sup>2</sup>South China University of Technology, Guangzhou, China

3Synopsys Macau Ltd, Macau, China

<sup>4</sup>Instituto Superior Tecnico, Universidade de Lisboa, Portugal

#### 10:45 AM

#### 20.5 A Dual-Symmetrical-Output Switched-Capacitor Converter with Dynamic Power Cells and Minimized Cross Regulation for Application Processors in 28nm CMOS

J. Jiang<sup>1,2</sup>, Y. Lu<sup>1</sup>, W-H. Ki<sup>2</sup>, S-P. U<sup>1,3</sup>, R. P. Martins<sup>1,4</sup>

<sup>1</sup>University of Macau, Macau, China

<sup>2</sup>Hong Kong University of Science and Technology, Hong Kong, China

<sup>3</sup>Synopsys Macau Ltd, Macau, China

<sup>4</sup>Instituto Superior Tecnico, Universidade de Lisboa, Portugal

### 11:15 AM

## 20.6 A 0.5V-V $_{\mbox{\tiny IN}}$ 1.44mA-Class Event-Driven Digital LDO with a Fully Integrated 100pF Output Capacitor

D. Kim1, J. Kim2, H. Ham2, M. Seok1

<sup>1</sup>Columbia University, New York, NY; <sup>2</sup>SK hynix, Icheon, Korea

#### 11:30 AM

## 20.7 A 13.8µW Binaural Dual-Microphone Digital ANSI S1.11 Filter Bank for Hearing Aids with Zero-Short-Circuit-Current Logic in 65nm CMOS

H-S. Wu, Z. Zhang, M. C. Papaefthymiou, University of Michigan, Ann Arbor, MI

Conclusion 11:45 AM

38

## **Smart SoCs for Innovative Applications**

Session Chair: Antoine Dupret, CEA Saclay, Gif-sur-Yvette, France Associate Chair: Pui-In Mak, University of Macau, Macau, China

#### 8:30 AM

#### 21.1 Nanowatt Circuit Interface to Whole-Cell Bacterial Sensors

P. Nadeau<sup>1</sup>, M. Mimee<sup>1</sup>, S. Carim<sup>2</sup>, T. K. Lu<sup>1</sup>, A. P. Chandrakasan<sup>1</sup> Massachusetts Institute of Technology, Cambridge, MA

<sup>2</sup>University of California, Berkeley, CA

#### 9:00 AM

# 21.2 A 1.4m $\Omega$ -Sensitivity 94dB-Dynamic-Range Electrical Impedance Tomography SoC and 48-Channel Hub SoC for 3D Lung Ventilation Monitoring System

M. Kim, H. Kim, J. Jang, J. Lee, J. Lee, J. Lee, K. Lee, K. Kim, Y. Lee, H-J. Yoo KAIST, Daejeon, Korea

#### 9:30 AM

## 21.3 A Sub-mm³ Wireless Implantable Intraocular Pressure Monitor Microsystem

H. Bhamra, J-W. Tsai, Y-W. Huang, Q. Yuan, P. Irazoqui Purdue University, West Lafayette, IN

#### 9:45 AM

## 21.4 A Reduced-Order Sliding-Mode Controller with an Auxiliary PLL Frequency Discriminator for Ultrasonic Electric Scalpels

X. Liu<sup>1,2</sup>, A. I. Colli-Menchi<sup>1</sup>, E. Sanchez-Sinencio<sup>1</sup>

1Texas A&M University, College Station, TX; <sup>2</sup>Intel, Hillsboro, OR

#### **Break 10:00 AM**

#### 10:15 AM

## 21.5 A 3-to-5V Input 100V<sub>pp</sub> Output 57.7mW 0.42% THD+N Highly Integrated DS2 Piezoelectric Actuator Driver

S. Chaput, D. Brooks, G-Y. Wei, Harvard University, Cambridge, MA

#### 10:45 AM

# 21.6 A 12nW Always-On Acoustic Sensing and Object Recognition S2 Microsystem Using Frequency-Domain Feature Extraction and SVM Classification

S. Jeong¹, Y. Chen¹.², T. Jang¹, J. Tsai³, D. Blaauw¹, H-S. Kim¹, D. Sylvester¹¹University of Michigan, Ann Arbor, MI; ²Texas A&M University, College Station, TX ³Invensense, San Jose, CA

### 11:15 AM

## 21.7 2pJ/MAC 14b 8×8 Linear Transform Mixed-Signal Spatial Filter in 65nm CMOS with 84dB Interference Suppression

S. Joshi<sup>1</sup>, C. Kim<sup>1</sup>, S. Ha<sup>2</sup>, Y. M. Chi<sup>3</sup>, G. Cauwenberghs<sup>1</sup>

<sup>1</sup>University of California, San Diego, CA

<sup>2</sup>New York University, Abu Dhabi, United Arab Emirates; <sup>3</sup>Cognionics, San Diego, CA

#### 11:45 AM

## 21.8 An Actively Detuned Wireless Power Receiver with Public Key DS2 Cryptographic Authentication and Dynamic Power Allocation

N. V. Desai<sup>1</sup>, C. Juvekar<sup>1</sup>, S. Chandak<sup>2</sup>, A. P. Chandrakasan<sup>1</sup>

<sup>1</sup>Massachusetts Institute of Technology, Cambridge, MA

<sup>2</sup>Stanford University, Stanford, CA

## **Harvesting and Wireless Power**

Session Chair: Stefano Stanzione, Holst Centre / imec, Eindhoven, The Netherlands Associate Chair: Edgar Sinencio, Texas A&M University, College Station, TX

8:30 AM

22.1 A Self-Tuning Resonant Inductive Link Transmit Driver Using DS2 Quadrature-Symmetric Phase-Switched Fractional Capacitance

H. Kennedy, R. Bodnar, T. Lee, W. Redman-White University of Southampton, Southampton, United Kingdom

9:00 AM

22.2 A 1.7mm² Inductorless Fully Integrated Flipping-Capacitor Rectifier (FCR) for Piezoelectric Energy Harvesting with 483% Power-Extraction Enhancement

Z. Chen<sup>1</sup>, M-K. Law<sup>1</sup>, P-I. Mak<sup>1</sup>, W-H. Ki<sup>2</sup>, R. P. Martins<sup>1,3</sup>

<sup>1</sup>University of Macau, Macau, China

<sup>2</sup>Hong Kong University of Science and Technology, Hong Kong, China

<sup>3</sup>Instituto Superior Tecnico, Universidade de Lisboa, Portugal

9:30 AM

22.3 Adaptive Reconfigurable Voltage/Current-Mode Power Management with Self-Regulation for Extended-Range Inductive Power Transmission H. Sadeghi Gougheri, M. Kiani, Pennsylvania State University, University Park, PA

Break 10:00 AM

10:15 AM

22.4 A Reconfigurable Bidirectional Wireless Power Transceiver with Maximum-Current Charging Mode and 58.6% Battery-to-Battery Efficiency

M. Huang<sup>1,2</sup>, Y. Lu<sup>1</sup>, S-P. U<sup>1,3</sup>, R. P. Martins<sup>1,4</sup>

<sup>1</sup>University of Macau, Macau, China

<sup>2</sup>South China University of Technology, Guangzhou, China

<sup>3</sup>Synopsys Macau Ltd, Macau, China

<sup>4</sup>Instituto Superior Tecnico, Universidade de Lisboa, Portugal

10:45 AM

22.5 A 93%-Power-Efficiency Photovoltaic Energy Harvester with Irradiance-Aware Auto-Reconfigurable MPPT Scheme Achieving >95% MPPT Efficiency Across 650µW to 1W and 2.9ms FOCV MPPT Transient Time S. Uprety, H. Lee, University of Texas at Dallas, Richardson, TX

11:15 AM

22.6 A Fully Integrated Counter-Flow Energy Reservoir for 70%-Efficient Peak-Power Delivery in Ultra-Low-Power Systems

X. Wu, K. Choo, Y. Shi, Ł-X. Chuo, D. Sylvester, D. Blaauw University of Michigan, Ann Arbor, MI

11:30 AM

22.7 An Inductively-Coupled Wireless Power-Transfer System that is Immune DS2 to Distance and Load Variations

J. Pan, A. A. Abidi, D. Rozgi?, H. Chandrakumar, D. Marković University of California, Los Angeles, CA

11:45 AM

22.8 An AC-Input Inductorless LED Driver for Visible-Light-Communication Applications with 8Mb/s Data-Rate and 6.4% Low-Frequency Flicker

Y. Gao, L. Li, P. K. Mok

Hong Kong University of Science and Technology, Hong Kong, China

### DRAM, MRAM & DRAM Interfaces

Session Chair: Takefumi Yoshikawa, Nagano College, Nagano, Japan Associate Chair: Seung-Jun Bae. Samsung Electronics. Hwaseong. Korea

#### 8:30 AM

23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for Cost-Effective High-Performance Applications M. Brox¹, M. Balakrishnan¹, M. Broschwitz¹, C. Chetreanu¹, S. Dietrich¹, F. Funfrock¹, M. Alvarez Gonzalez¹, T. Hein¹, E. Huber¹, D. Lauber¹, M. Ivanov¹, M. Kuzmenka¹, C. Mohr², F. E. Munoz¹, J. Ocon Garrido¹, S. Padaraju¹, S. Piatkowski¹, J. Pottgiesser¹, P. Pfefferl¹, M. Plan¹, J. Polney¹, S. Rau¹, M. Richter¹, R. Schneider¹, R. O. Seitter¹, W. Spirkl¹, M. Walter¹, J. Weller¹, F. Vitale¹ ¹Micron, Munich, Germany; ²Micron, Allen, TX

#### 9:00 AM

## 23.2 A 5Gb/s/pin 8Gb LPDDR4X SDRAM with Power-Isolated LVSTL and Split-Die Architecture with 2-Die ZQ Calibration Scheme

C-K. Lee, Y-J. Eom, J-H. Park, J. Lee, H-R. Kim, K. Kim, Y. Choi, H-J. Chang, J. Kim, J-M. Bang, S. Shin, H. Park, S. Park, Y-R. Choi, H. Lee, K-H. Jeon, J-Y. Lee, H-J. Ahn, K-H. Kim, J-S. Kim, S. Chang, H-R. Hwang, D. Kim, Y-H. Yoon, S-H. Hyun, J-Y. Park, Y-G. Song, Y-S. Park, H-J. Kwon, S-J. Bae, T-Y. Oh, I-D. Song, Y-C. Bae, J-H. Choi, K-I. Park, S-J. Jang, G-Y. Jin Samsung Electronics, Hwasung, Korea

#### 9:30 AM

## 23.3 A 4.8Gb/s/pin 2Gb LPDDR4 SDRAM with Sub-100µA Self-Refresh Current for IoT Applications

N. Kwak, S-H. Kim, K. H. Lee, C-K. Baek, M. S. Jang, Y. Joo, S-H. Lee, W. Y. Lee, E. Lee, D. Han, J. Kang, J. H. Lim, J-B. Park, K-T. Kim, S. Cho, S. W. Han, J. Y. Keh, J. H. Chun, J. Oh, S. H. Lee SK hynix, Icheon. Korea

#### 9:45 AM

## 23.4 An Extremely Low-Standby-Power 3.733Gb/s/pin 2Gb LPDDR4 SDRAM for Wearable Devices

H-J. Kwon, E. Seo, C-Y. Lee, Y-H. Seo, G-H. Han, H-R. Kim, J-H. Lee, M-S. Jang, S-G. Do, S-H. cho, J-K. Park, S-Y. Doo, J-B. Shin, S-H. Jung, H-J. Kim, I-H. Im, B-R. cho, J-W. Lee, J-Y. Lee, K-H. Yu, H-K. Kim, C-H. Jeon, H-S. Park, S-S. Kim, S-H. Lee, J-W. Park, S-S. Lee, B-T. Lim, J-Y. Park, Y-S. Park, H-J. Kwon, S-J. Bae, J-H. Choi, K-I. Park, S-J. Jang, G-Y. Jin, Samsung Electronics, Hwasung, Korea

#### Break 10:00 AM

#### 10:15 AM

## 23.5 A 4Gb LPDDR2 STT-MRAM with Compact 9F<sup>2</sup> 1T1MTJ Cell and Hierarchical Bitline

K. Rho¹, K. Tsuchida², D. Kim¹, Y. Shirai², J. Bae¹, T. Inaba², H. Noro², H. Moon¹, S. Chung¹, K. Sunouchi², J. Park¹, K. Park¹, A. Yamamoto², S. Chung¹, H. Kim¹, H. Oyamatsu², J. Oh¹¹SK hynix Semiconductor, Icheon, Korea; ²Toshiba Electronics Korea, Seoul, Korea

#### 10:45 AM

## 23.6 A 0.6V 4.266Gb/s/pin LPDDR4X Interface with Auto-DQS Cleaning and Write-VWM Training for Memory Controller

S-M. Lee, J. Oh, J. Choi, S. Ko, D. Kim, K. Koo, J. Choi, Y. Nam, S. Park, H. Lee, E. Kim, S. Jung, K. Chae, S. Kim, S. Park, S. Lee, S. Park, Samsung Electronics, Hwasung, Korea

#### 11:15 AM

## 23.7 A Time-Based Receiver with 2-tap DFE for a 12Gb/s/pin Single-Ended Transceiver of Mobile DRAM Interface in 0.8V 65nm CMOS

I-M. Yi<sup>1</sup>, M-K. Chae<sup>1</sup>, S-H. Hyun<sup>2</sup>, S-J. Bae<sup>2</sup>, J-H. Choi<sup>2</sup>, S-J. Jang<sup>2</sup>, B. Kim<sup>1</sup>, J-Y. Sim<sup>1</sup>, H-J. Park<sup>1</sup> Pohang University of Science and Technology, Pohang, Korea

<sup>2</sup>Samsung Electronics, Hwasung, Korea

#### 11:45 AM

## 23.8 A 1V 7.8mW 15.6Gb/s C-PHY Transceiver Using Tri-Level Signaling for Post-LPDDR4 W. Choi<sup>1</sup>, T. Kim<sup>1</sup>, J. Shim<sup>2</sup>, H. Kim<sup>2</sup>, G. Han<sup>1</sup>, Y. Chae<sup>1</sup>

<sup>1</sup>Yonsei University, Seoul, Korea; <sup>2</sup>SK hynix, Icheon, Korea

#### 12:00 PM

#### 23.9 An 8-Channel 4.5Gb 180GB/s 18ns-Row-Latency RAM for the Last Level Cache

T-K. J. Ting<sup>1</sup>, G-B. Wang<sup>1</sup>, M-H. Wang<sup>1</sup>, C-P. Wu<sup>1</sup>, C-K. Wang<sup>1</sup>, C-W. Lo<sup>1</sup>, L-C. Tien<sup>1</sup>, D-M. Yuan<sup>1</sup>, Y-C. Hsieh<sup>1</sup>, J-S. Lai<sup>2</sup>, W-P. Hsu<sup>2</sup>, C-C. Huang<sup>2</sup>, C-K. Chen<sup>2</sup>, Y-F. Chou<sup>2</sup>, D-M. Kwai<sup>2</sup>, Z. Wang<sup>3</sup>, W. Wu<sup>3</sup>, S. Tomishima<sup>3</sup>, P. Stoll<sup>5</sup>, S-L. Lu<sup>4</sup>

<sup>1</sup>Piecemakers Technology, Hsinchu, Taiwan; <sup>2</sup>ITRI, Hsinchu, Taiwan; <sup>3</sup>Intel, Hilsboro, OR <sup>4</sup>TSMC, Hsinchu, Taiwan

## **Wireless Receivers and Synthesizers**

Session Chair: Chun-Huat Heng, National University of Singapore, Singapore Associate Chair: Ken Yamamoto, Sony Semiconductor Solutions, Atsugi, Japan

#### 1:30 PM

#### 24.1 A 770pJ/b 0.85V 0.3mm<sup>2</sup> DCO-Based Phase-Tracking RX Featuring Direct Demodulation and Data-Aided Carrier Tracking for IoT Applications

Y-H. Liu¹, V. K. Purushothaman¹², C. Lu¹, J. Dijkhuis¹, R. B. Staszewski²³, C. Bachmann¹, K. Philips¹¹Holst Centre / imec, Eindhoven, The Netherlands

<sup>2</sup>Delft University of Technology, Delft, The Netherlands; <sup>3</sup>University College Dublin, Dublin, Ireland

#### 2:00 PM

## 24.2 A 0.1-to-3.1GHz 4-Element MIMO Receiver Array Supporting Analog/RF DS2 Arbitrary Spatial Filtering L. Zhang, H. Krishnaswamy, Columbia University, New York, NY

#### 24.3 A High-Linearity CMOS Receiver Achieving +44dBm IIP3 and +13dBm B<sub>1dB</sub> for SAW-Less LTE Radio

Y. Lien<sup>1,2</sup>, E. Klumperink<sup>1</sup>, B. Tenbroek<sup>3</sup>, J. Strange<sup>3</sup>, B. Nauta<sup>1</sup>

<sup>1</sup>University of Twente, Enschede, The Netherlands; <sup>2</sup>MediaTek, Hsinchu, Taiwan

3MediaTek, Kent, United Kingdom

#### Break 3:00 PM

#### 3:15 PM

### 24.4 A 0.18V 382μW Bluetooth Low-Energy (BLE) Receiver with 1.33nW Sleep Power for Energy-Harvesting Applications in 28nm CMOS

W-H. Yu<sup>1</sup>, H. Yi<sup>1</sup>, P-I. Mak<sup>1</sup>, J. Yin<sup>1</sup>, R. P. Martins<sup>1,2</sup>

<sup>1</sup>University of Macau, Macau, China; <sup>2</sup>Instituto Superior Tecnico, Universidade de Lisboa, Portugal

#### 3:45 PM

#### 24.5 A 4.5nW Wake-Up Radio with -69dBm Sensitivity

DS2 H. Jiang, P-H. P. Wang, L. Gao, P. Sen, Y-H. Kim, G. M. Rebeiz, D. A. Hall, P. P. Mercier University of California, San Diego, CA

#### 4:00 PM

### 24.6 A Time-Interleaved Filtering-by-Aliasing Receiver Front-End with >70dB Suppression at <4×Bandwidth Frequency Offset

S. Hameed, S. Pamarti, University of California, Los Angeles, CA

#### 4:15 PM

### 24.7 A 673µW 1.8-to-2.5GHz Dividerless Fractional-N Digital PLL with an DS2 Inherent Frequency-Capture Capability and a Phase-Dithering Spur Mitigation for IoT Applications

Y. He<sup>1</sup>, Y-H. Liu<sup>1</sup>, T. Kuramochi<sup>2</sup>, J. van den Heuvel<sup>1</sup>, B. Busze<sup>1</sup>, N. Markulic<sup>3</sup>, C. Bachmann<sup>1</sup>, K. Philips1

<sup>1</sup>Holst Centre / imec, Eindhoven, The Netherlands

<sup>2</sup>Rohm Semiconductor, Dusseldorf, Germany; <sup>3</sup>imec, Heverlee, Belgium

#### 4:45 PM

#### 24.8 A 14nm Fractional-N Digital PLL with 0.14ps<sub>rms</sub> Jitter and -78dBc Fractional Spur for Cellular RFICs

C-W. Yao1, W. F. Loke1, R. Ni1, Y. Han1, H. Li1, K. Godbole1, Y. Zuo1, S. Ko2, N-S. Kim2, S. Han2, I. Jo<sup>2</sup>, J. Lee<sup>2</sup>, J. Han<sup>2</sup>, D. Kwon<sup>2</sup>, C. Kim<sup>2</sup>, S. Kim<sup>2</sup>, S. W. Son<sup>1</sup>, T. B. Cho<sup>2</sup> Samsung Semiconductor, San Jose, CA; <sup>2</sup>Samsung Electronics, Hwasung, Korea

#### 5:00 PM

#### 24.9 A 128-QAM 60GHz CMOS Transceiver for IEEE802.11ay with Calibration of LO Feedthrough and I/Q Imbalance

J. Pang, S. Maki, S. Kawai, N. Nagashima, Y. Seo, M. Dome, H. Kato, M. Katsuragi, K. Kimura, S. Kondo, Y. Terashima, H. Liu, T. Siriburanon, A. T. Narayanan, N. Fajri, T. Kaneko, T. Yoshioka, B. Liu, Y. Wang, R. Wu, N. Li, K. K. Tokgoz, M. Miyahara, K. Okada, A. Matsuzawa Tokyo Institute of Technology, Tokyo, Japan

### **GaN Drivers and Galvanic Isolators**

Session Chair: Shuichi Nagai, Panasonic, Osaka, Japan Associate Chair: Yogesh Ramadass, Texas Instruments, Santa Clara, CA

#### 1:30 PM

25.1 A 50.7% Peak Efficiency Subharmonic Resonant Isolated Capacitive Power Transfer System with 62mW Output Power for Low-Power Industrial Sensor Interfaces

L. Chen<sup>1</sup>, J. Sankman<sup>1,2</sup>, R. Mukhopadhyay<sup>2</sup>, M. Morgan<sup>2</sup>, D. B. Ma<sup>1</sup> University of Texas at Dallas, Richardson, TX

<sup>2</sup>Texas Instruments, Dallas, TX

#### 2:00 PM

25.2 A 10MHz 3-to-40V  $V_{\rm IN}$  Tri-Slope Gate Driving GaN DC-DC Converter with 40.5dB $\mu$ V Spurious Noise Compression and 79.3% Ringing Suppression for Automotive Applications

X. Ke<sup>1</sup>, J. Sankman<sup>1,2</sup>, Y. Chen<sup>1</sup>, L. He<sup>3</sup>, D. B. Ma<sup>1</sup> <sup>1</sup>University of Texas at Dallas, Richardson, TX <sup>2</sup>Texas Instruments, Dallas, TX

<sup>3</sup>Zhejiang University, Hangzhou, China

#### 2:30 PM

25.3 A 1.3A Gate Driver for GaN with Fully Integrated Gate Charge Buffer Capacitor Delivering 11nC Enabled by High-Voltage Energy Storing

A. Seidel, B. Wicht

Reutlingen University, Reutlingen, Germany

#### 2:45 PM

- 25.4 A 500Mb/s 200pJ/b Die-to-Die Bidirectional Link with 24kV Surge Isolation and 50kV/μs CMR using Resonant Inductive Coupling in 0.18μm CMOS
  - S. Mukherjee<sup>1</sup>, A. N. Bhat<sup>1</sup>, K. A. Shrivastava<sup>1</sup>, M. Bonu<sup>1</sup>, B. Sutton<sup>2</sup>, V. Gopinathan<sup>1</sup>,
  - G. Thiagarajan<sup>1</sup>, A. Patki<sup>1</sup>, J. Malakar<sup>1</sup>, N. Krishnapura<sup>3</sup>

<sup>1</sup>Texas Instruments, Bangalore, India

<sup>2</sup>Texas Instruments, Dallas, TX

3IIT Madras, Chennai, India

Break 3:00 PM

## **Processor-Power Management and Clocking**

Session Chair: Kathy Wilcox, AMD, Boxborough, MA Associate Chair: Youngmin Shin, Samsung, Hwaseong, Korea

#### 3:15 PM

### 26.1 Design Optimization of Computing Systems from the Nanoscale Transistor to the Datacentre

A. Nalamalpu Intel, Hillsboro, OR

#### 3:45 PM

### 26.2 Power Supply Noise in a 22nm z13™ Microprocessor

DS2 P. I-J. Chuang¹, C. Vezyrtzis¹, D. Pathak², R. Rizzolo³, T. Webel⁴, T. Strach⁴, O. Torreiter⁴, P. Lobo⁵, A. Buyuktosunoglu¹, R. Bertran¹, M. Floyd⁵, M. Ware⁵, G. Salem², S. Carey⁵, P. Restle¹

<sup>1</sup>IBM Research, Yorktown Heights, NY <sup>2</sup>Drexel University, Philadelphia, PA

<sup>3</sup>IBM, Poughkeepsie, NY

<sup>4</sup>IBM STG, Boeblingen, Germany

<sup>5</sup>IBM STG, Bangalore, India

6IBM STG, Austin, TX

<sup>7</sup>IBM STG, Burlington, NY

8IBM STG, Poughkeepsie, NY

#### 4:15 PM

## 26.3 Reconfigurable Clock Networks for Random Skew Mitigation from Subthreshold to Nominal Voltage

L. Lin, S. Jain, M. Alioto

National University of Singapore, Singapore, Singapore

#### 4:30 PM

## 26.4 A 0.4-to-1V 1MHz-to-2GHz Switched-Capacitor Adiabatic Clock Driver Achieving 55.6% Clock Power Reduction

L. G. Salem, P. P. Mercier University of California. San Diego. CA

#### 4:45 PM

#### 26.5 Adaptive Clocking in the POWER9™ Processor for Voltage Droop Protection

M. S. Floyd<sup>1</sup>, P. J. Restle<sup>2</sup>, M. A. Sperling<sup>3</sup>, P. Owczarczyk<sup>3</sup>, E. J. Fluhr<sup>1</sup>, J. Friedrich<sup>1</sup>, P. Muench<sup>3</sup>, T. Diemoz<sup>3</sup>, P. Chuang<sup>2</sup>, C. Vezyrtzis<sup>2</sup>

<sup>1</sup>IBM, Austin, TX

<sup>2</sup>IBM, Yorktown Heights, NY

<sup>3</sup>IBM, Poughkeepsie, NY

### **Biomedical Circuits**

Session Chair: Gert Cauwenberghs, University of California, San Diego, La Jolla, CA Associate Chair: Michiel Pertijs, Delft University of Technology, Delft, The Netherlands

#### 1:30 PM

27.1 A 2.8 $\mu$ W 80mV $_{pp}$ -Linear-Input-Range 1.6G $\Omega$ -Input Impedance Bio-Signal Chopper Amplifier Tolerant to Common-Mode Interference up to 650mV $_{pp}$ 

H. Chandrakumar, D. Marković, University of California, Los Angeles, CA

### 2:00 PM

27.2 A 25.2mW EEG-NIRS Multimodal SoC for Accurate Anesthesia Depth Monitoring

U. Ha<sup>1</sup>, J. Lee<sup>1</sup>, J. Lee<sup>1</sup>, K. Kim<sup>1</sup>, M. Kim<sup>1</sup>, T. Roh<sup>2</sup>, S. Choi<sup>3</sup>, H-J. Yoo<sup>1</sup>

<sup>1</sup>KAIST, Daejeon, Korea; <sup>2</sup>K-Healthwear, Daejeon, Korea

<sup>3</sup>Korea University Guro Hospital, Seoul, Korea

#### 2:30 PM

27.3 All-Wireless 64-Channel 0.013mm²/ch Closed-Loop Neurostimulator with Rail-to-Rail DC Offset Removal

H. Kassiri<sup>1</sup>, M. R. Pazhouhandeh<sup>2</sup>, N. Soltani<sup>2</sup>, M. T. Salam<sup>3</sup>, P. Carlen<sup>2,4</sup>,

J. L. Perez Velazquez², R. Genov²

<sup>1</sup>York University, Toronto, Canada; <sup>2</sup>University of Toronto, Toronto, Canada

<sup>3</sup>GSK (GlaxoSmithKline), Stevenage, United Kingdom

<sup>4</sup>Toronto Western Hospital, Toronto, Canada

#### Break 3:00 PM

#### 3:15 PM

## 27.4 A Sub-1dB NF Dual-Channel On-Coil CMOS Receiver for Magnetic DS2 Resonance Imaging

B. Sporrer<sup>1</sup>, L. Wu<sup>1</sup>, L. Bettini<sup>1</sup>, C. Vogt<sup>1</sup>, J. Reber<sup>2</sup>, J. Marjanovic<sup>2</sup>, T. Burger<sup>1</sup>,

D. O. Brunner<sup>2</sup>, K. P. Prüssmann<sup>2</sup>, G. Tröster<sup>1</sup>, Q. Huang<sup>1</sup>

<sup>1</sup>ETH Zurich, Zurich, Switzerland; <sup>2</sup>University and ETH Zurich, Zurich, Switzerland

#### 3:45 PM

27.5 A Pixel-Pitch-Matched Ultrasound Receiver for 3D Photoacoustic Imaging with Integrated Delta-Sigma Beamformer in 28nm UTBB FDSOI

M-C. Chen<sup>1</sup>, A. Peña Perez<sup>1</sup>, S-R. Kothapalli<sup>1</sup>, P. Cathelin<sup>2</sup>, A. Cathelin<sup>2</sup>, S. S. Gambhir<sup>1</sup>, B. Murmann<sup>1</sup>

<sup>1</sup>Stanford University, Stanford, CA; <sup>2</sup>STMicroelectronics, Crolles, France

#### 4:15 PM

27.6 Single-Chip 3072ch 2D Array IC with RX Analog and All-Digital TX Beamformer for 3D Ultrasound Imaging

Y. Katsube<sup>1</sup>, S. Kajiyama<sup>2</sup>, T. Nishimoto<sup>1</sup>, T. Nakagawa<sup>2</sup>, Y. Okuma<sup>3</sup>, Y. Nakamura<sup>2</sup>, T. Terada<sup>2</sup>, Y. Igarashi<sup>1</sup>, T. Yamawaki<sup>2</sup>, T. Yazaki<sup>1</sup>, Y. Hayashi<sup>2</sup>, K. Amino<sup>2</sup>, T. Kaneko<sup>2</sup>, H. Tanaka<sup>2</sup>

 $^{1}\mbox{Hitachi, Yokohama, Japan;}$   $^{2}\mbox{Hitachi, Kokubunji, Japan;}$   $^{3}\mbox{Hitachi, Hatoyama, Japan}$ 

#### 4:45 PM

27.7 A 30.5 mm³ Fully Packaged Implantable Device with Duplex Ultrasonic Data and Power Links Achieving 95kb/s with <10<sup>-4</sup> BER at 8.5cm Depth

T. C. Chang, M. L. Wang, J. Charthad, M. J. Weber, A. Arbabian Stanford University, Stanford, CA

#### 5:00 PM

27.8 Fully Integrated Optical Spectrometer with 500-to-830nm Range in 65nm CMOS

L. Hong, K. Sengupta, Princeton University, Princeton, NJ

## **Hybrid ADCs**

Session Chair: Tai-Cheng Lee, National Taiwan University, Taipei, Taiwan Associate Chair: Bob Verbruggen, Xilinx, Dublin, Ireland

#### 1:30 PM

28.1 A 0.46mW 5MHz-BW 79.7dB-SNDR Noise-Shaping SAR ADC with Dynamic-Amplifier-Based FIR-IIR Filter

C-C. Liu, M-C. Huang, MediaTek, Hsinchu, Taiwan

#### 2:00 PM

28.2 An 11.4mW 80.4dB-SNDR 15MHz-BW CT Delta-Sigma Modulator Using 6b Double-Noise-Shaped Quantizer

T. Kim, C. Han, N. Maghari, University of Florida, Gainesville, FL

#### 2:30 PM

28.3 A 125MHz-BW 71.9dB-SNDR VCO-Based CT  $\Delta\Sigma$  ADC with Segmented Phase-Domain ELD Compensation in 16nm CMOS

S-J. Huang, N. Egan, D. Kesharwani, F. Opteynde, M. Ashburn, MediaTek, Woburn, MA

#### Break 3:00 PM

#### 3:15 PM

28.4 A 12b 330MS/s Pipelined-SAR ADC with PVT-Stabilized Dynamic Amplifier Achieving <1dB SNDR Variation

H. Huang<sup>1</sup>, S. Sarkar<sup>1</sup>, B. Elies<sup>2</sup>, Y. Chiu<sup>1</sup>

<sup>1</sup>University of Texas at Dallas, Richardson, TX; <sup>2</sup>Texas Instruments, Dallas, TX

#### 3:45 PM

28.5 A 10b 1.5GS/s Pipelined-SAR ADC with Background Second-Stage Common-Mode Regulation and Offset Calibration in 14nm CMOS FinFET

L. Kull<sup>†</sup>, D. Luu<sup>†,2</sup>, C. Menolfi<sup>†</sup>, M. Braendli<sup>†</sup>, P. A. Francese<sup>†</sup>, T. Morf<sup>†</sup>, M. Kossel<sup>†</sup>, H. Yueksel<sup>†</sup>, A. Cevrero<sup>†</sup>, I. Ozkaya<sup>†</sup>, T. Toifl<sup>†</sup>

<sup>1</sup>IBM Zurich Research Laboratory, Rueschlikon, Switzerland

<sup>2</sup>ETH Zurich, Zurich, Switzerland

#### 4:15 PM

28.6 A 78.5dB-SNDR Radiation- and Metastability-Tolerant Two-Step Split SAR ADC Operating up to 75MS/s with 24.9mW Power Consumption in 65nm CMOS

H. Xu<sup>1</sup>, Y. Cai<sup>1</sup>, L. Du<sup>2</sup>, Y. Zhou<sup>3</sup>, B. Xu<sup>1</sup>, D. Gong<sup>4</sup>, J. Ye<sup>4</sup>, Y. Chiu<sup>1</sup>

<sup>1</sup>University of Texas at Dallas, Richardson, TX

<sup>2</sup>University of Electronic Science and Technology of China, Chengdu, China

<sup>3</sup>Broadcom, Irvine, CA; <sup>4</sup>Southern Methodist University, Dallas, TX

#### 4:45 PM

28.7 A 0.7V 12b 160MS/s 12.8fJ/conv-step Pipelined-SAR ADC in 28nm CMOS with Digital Amplifier Technique

K. Yoshioka, T. Sugimoto, N. Waki, S. Kim, D. Kurose, H. Ishii, M. Furuta, A. Sai, T. Itakura

i. ilakura

Toshiba, Kawasaki, Japan

## **Optical- and Electrical-Link Innovations**

Session Chair: Sam Palermo, Texas A&M University, College Station, TX Associate Chair: Hideyuki Nosaka, NTT, Atsugi, Japan

#### 1:30 PM

## 29.1 A 64Gb/s 1.4pJ/b NRZ Optical-Receiver Data-Path in 14nm CMOS FinFET

A. Cevrero¹, I. Ozkaya¹.³, P. A. Francese¹, C. Menolfi¹, T. Morf¹, M. Brandli¹, D. Kuchta², L. Kull¹, J. Proesel², M. Kossel¹, D. Luu¹, B. Lee², F. Doany², M. Meghelli², Y. Leblebici³, T. Toifl¹

<sup>1</sup>IBM Research, Rueschlikon, Switzerland; <sup>2</sup>IBM Research, Yorktown Heights, NY <sup>3</sup>EPFL, Lausanne, Switzerland

#### 2:00 PM

## 29.2 A Transmitter and Receiver for 100Gb/s Coherent Networks with Integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS

J. Cao, D. Cui, A. Nazemi, T. He, G. Li, B. Catli, M. Khanpour, K. Hu, T. Ali, H. Zhang, H. Yu, B. Rhew, S. Sheng, Y. Shim, B. Zhang, A. Momtaz
Broadcom, Irvine, CA

#### 2:30 PM

## 29.3 A 40Gb/s PAM-4 Transmitter Based on a Ring-Resonator Optical DAC in 45nm SOI CMOS

S. Moazeni<sup>1</sup>, S. Lin<sup>1</sup>, M. T. Wade<sup>2</sup>, L. Alloatti<sup>3</sup>, R. J. Ram<sup>4</sup>, M. A. Popovic<sup>5</sup>, V. Stojanovic<sup>1</sup> University of California, Berkeley, CA; <sup>2</sup>Ayar Labs, San Francisco, CA <sup>3</sup>ETH Zurich, Zurich, Switzerland

<sup>4</sup>Massachusetts Institute of Technology, Cambridge, MA

<sup>5</sup>Boston University, Boston, MA

#### Break 3:00 PM

#### 3:15 PM

## 29.4 A 16Gb/s 3.6pJ/b Wireline Transceiver with Phase Domain Equalization Scheme: Integrated Pulse Width Modulation (iPWM) in 65nm CMOS

A. Ramachandran, A. Natarajan, T. Anand, Oregon State University, Corvallis, OR

#### 3:45 PM

# 29.5 12Gb/s Over Four Balanced Lines Utilizing NRZ Braid Clock Signaling with 100% Data Payload and Spread Transition Scheme for 8K UHD Intra-Panel Interfaces

Y. Lee, Y. Choi, S-G. Bae, J. Jun, J. Song, S. Hwang, C. Kim Korea University, Seoul, Korea

#### 4:15 PM

## 29.6 A 3-to-10Gb/s 5.75pJ/b Transceiver with Flexible Clocking in 65nm CMOS

R. K. Nandwana<sup>1</sup>, S. Saxena<sup>2</sup>, A. Elkholy<sup>1</sup>, M. Talegaonkar<sup>1</sup>, J. Zhu<sup>1</sup>, W-S. Choi<sup>1</sup>, A. Elmallah<sup>1</sup>, P. K. Hanumolu<sup>1</sup>

 $^{1}$ University of Illinois, Urbana, IL;  $^{2}$ IIT Madras, Chennai, India

#### 4:45 PM

## 29.7 A 2.5GHz Injection-Locked ADPLL with 197fs<sub>rms</sub> Integrated Jitter and -65dBc Reference Spur Using Time-Division Dual Calibration

S. Kim<sup>1</sup>, H-G. Ko<sup>1</sup>, S-Y. Cho<sup>1</sup>, J. Lee<sup>1</sup>, S. Shin<sup>1</sup>, M-S. Choo<sup>1</sup>, H. Chi<sup>2</sup>, D-K. Jeong<sup>1</sup> <sup>1</sup>Seoul National University, Seoul, Korea; <sup>2</sup>SK hynix, Icheon, Korea

Conclusion 5:00 PM

3:20 PM

## Thursday February 9th, 8:00 AM

## **Ultra-Low-Power Analog Design**

HIIIE.	<u>iopic.</u>	
8:00 AM	Breakfast	
8:20 AM	Introduction by Chair, <b>Daniel Friedman</b> IBM Thomas J. Watson Research Center, Yorktown Heights, N	
8:30 AM	MOSFET Modeling for Ultra-Low-Power Analog Christian Enz, EPFL, Neuchatel, Switzerland	
10:00 AM	Break	
10:30 AM	Integrated DC-DC Converters for Low-Power Applications: From Discrete Towards Fully-Integrated-CMOS Power Management Michiel Steyaert, KU Leuven, Leuven, Belgium	
12:15 PM	Lunch	
1:20 PM	Ultra-Low-Power References and Oscillators Dennis Sylvester, University of Michigan, Ann Arbor, MI	
2:50 PM	Break	

4:50 PM Conclusion

Micropower ADCs

Introduction

Kofi Makinwa, Delft University of Technology, Delft, The Netherlands

A critical dominant trend in the evolution of the electronics industry is the incredible growth in the sheer number of devices that are being deployed annually across a wide range of applications. Many of these devices are being leveraged to provide interfaces between the analog world and the digital infrastructure that supports the Internet of Everything, providing environmental sensing data to drive more effective pollution management, component data to enhance equipment lifetime and automate repair scheduling, process data to improve manufacturing effectiveness, and much, much more. The proliferation of devices also extends to enabling health care applications, improved logistics capability, and, very broadly, enabling the optimization of compute workloads across complete application stacks. Low power analog circuits are the critical enablers for such applications, and nano-powered analog circuits are and will be the critical enablers for a further wide range of emerging applications.

In this short course, we explore ultra-low power analog circuits from modeling strategies to their implementation in the context of critically significant macro-level elements. The first presentation examines modeling approaches suited to ultra-low power analog design, describing the methodology in the context of several deep submicron processes. Circuit design examples are used extensively in the presentation to clarify the presented concepts. The second presentation takes up a key block in any low power system, namely, the DC-DC converter, with primary focus on the path from bulky to compact regulator solutions that enable the penetration of electronics into an ever-widening set of applications. The third presentation focuses on references and oscillators, both of which are central to almost any low-power electronic implementation. Key elements discussed in detail include ultra-low power bandgap circuits and ultra-low power timer implementations. Finally, the last presentation turns to the challenge of micropower data converters, which must provide an efficient interface between the analog world and the digital back end for a host of applications. The presentation interleaves the discussion of core ultra-low power techniques with design examples that elucidate these techniques. Broadly, the four presentations explore ultralow power analog design, an integral part of creating efficient, pervasive solutions for the problems of today and tomorrow.

## 8:30 AM SC1: MOSFET Modeling for Ultra-Low-Power Analog

Christian Enz, EPFL, Neuchatel, Switzerland

The emergence of the IoT poses stringent requirements on the energy consumption and has hence become the primary driver for ultra-low-power circuit design. Implementation of complex functions under highly constrained power and area budgets makes analog and RF circuit design ever more challenging. Some guidance would therefore be invaluable for the designer to navigate the design space.

This short course presents simple MOSFET models that can be applied to design of ultralow-power analog and RF. It starts with the presentation of the concept of inversion coefficient IC as an essential design parameter that spans the entire range of operating points from weak to strong inversion. Several figures-of-merit (FOM) capturing the various trade-offs encountered in analog and RF circuit design are presented and compared to measurements of 40nm and 28nm CMOS processes. Finally, a simple technique to extract the basic model parameters is described before concluding.

### SHORT COURSE

## Thursday February 9th, 10:30 AM

**Christian Enz** is currently Professor at the Swiss Federal Institute of Technology (EPFL), Director of the Microengineering Institute and head of the IC Lab. Until April 2013 he was VP at the Swiss Center for Electronics and Microtechnology (CSEM) heading the Integrated and Wireless Systems Division.

## 10:30 AM SC2:

### Integrated DC-DC Converters for Low-Power Applications: From Discrete Towards Fully-Integrated-CMOS Power Management

Michiel Steyaert, KU Leuven, Leuven, Belgium

In this session, trends and techniques towards fully integrated CMOS DC-DC converters for low-power applications are studied. Both inductive and capacitive DC-DC converters are analyzed towards the objective of full integration with external components. The required on-chip components, such as inductors, capacitors and switches, are discussed. Different control-loop techniques are presented in order to achieve high integration density and meet low ripple requirements. Many recent design techniques, such as multi-core, gearbox and SPCR (Scalable Parasitic Charge Redistribution) are studied. Different design styles, both boost and buck, are analyzed and compared with classical LDO regulators.

Michiel Steyaert received the Ph.D. degree from KU Leuven in 1987. In 1988, he was Visiting Assistant Professor at UCLA. In 1989, he was appointed as part-time Associate Professor and Research Director at MICAS, KU Leuven, where he is now a Full Professor. He was the Chair of the EE Department from 2005 until 2012, and now serves as Dean of the Faculty of Engineering.

Prof. Steyaert has co-authored over 500 papers and over 24 books. He received ESSCIRC Best Paper Awards in 1990 and 2001, IEEE ISSCC Evening Session Awards in 1995 and 1997, ISSCC Top Contributor Awards in 2003 and 2013 (the only European researcher to receive both). He became an IEEE Fellow in 2003.

#### 1:20 PM SC3: Ultra-Low-Power References and Oscillators

Dennis Sylvester, University of Michigan, Ann Arbor, MI

This talk reviews the state of the art in ultra-low-power voltage references as well as RC oscillators and 32kHz crystal oscillators. The focus is on sub-µW designs, including many in the sub-nW range. Threshold-based references and bandgap references are discussed, as well as oscillators with power consumptions that range from pW with relatively poor temperature and line sensitivities, to tens of nW with excellent frequency stability.

**Dennis Sylvester** received a PhD from the University of California, Berkeley and is a Professor of Electrical Engineering and Computer Science at the University of Michigan, Ann Arbor. He has published over 400 articles along with one book and several book chapters, and holds 31 US patents. His research interests include the design of millimeter-scale computing systems and energy efficient near-threshold computing. He is co-founder of Ambiq Micro, a fabless semiconductor company developing ultra-low-power mixed-signal solutions for compact wireless devices. He is an IEEE Fellow.

## 3:20 PM SC4: Micropower ADCs

Kofi Makinwa, Delft University of Technology,

Delft, The Netherlands

Micropower ADCs, i.e. ADCs that dissipate less than 1mW, have become critical components of autonomous systems for the IoT. In this short course, the basic principles of micropower SAR and delta-sigma ADCs will be discussed. It will then be shown how these two well-known techniques can be combined to realize hybrid ADCs that can achieve both micropower and high (> 14-bit) resolution.

**Kofi Makinwa** is a Professor at Delft University of Technology. His main research interests are in the design of analog circuits and sensor interfaces. This has resulted in over 200 publications. He is an IEEE fellow, an ISSCC top-10 contributor, and a co-recipient of 13 best paper awards, from the JSSC, ISSCC, ESSCIRC, Transducers and ISCAS among others.

5:00 PM

Conclusion

## Thursday February 9th, 8:00 AM

### F3: Beyond the Horizon of Conventional Computing: From Deep Learning to Neuromorphic Systems

Organizer: Meng-Fan Chang, National Tsing Hua University, Hsinchu, Taiwan

Committee: Jun Deguchi, Toshiba, Kawasaki, Japan

Vivek De, Intel, Hillsboro, OR

Masato Motomura, Hokkaido University, Hokkaido, Japan

Shinichiro Shiratake, *Toshiba, Tokyo, Japan* Marian Verhelst, *KU Leuven, Leuven, Belgium* 

This forum brings together experts in software applications, system architectures, and chip designs to explore cognitive computing approaches over the near-, mid-, and long-term.

	Forum Agenda
Time:	Topic:
8:00 AM	Breakfast
8:20 AM	Introduction  Meng-Fan Chang, National Tsing Hua University, Hsinchu, Taiwan
8:30 AM	High Performance Computing Opportunities in Deep Learning Gregory Diamos, Baidu, Sunnyvale, CA
9:20 AM	Deep Learning at Cloud Scale Andrew Putnam, Microsoft, Seattle, WA
10:10 AM	Break
10:35 AM	High Performance Deep-Learning Architecture and its Implementation Zidong Du, Chinese Academy of Sciences, Beijing, China
11:25 AM	Deep Learning-Deep Neural Networks, Architecture and SoC Implementations <i>Hoi-Jun Yoo, KAIST, Daejeon, Korea</i>
12:15 PM	Lunch
1:20 PM	Neural Networks on FPGAs  Jason Cong, University of California, Los Angeles, Los Angeles, CA
2:10 PM	Efficient Hardware for Deep Learning Bill Dally, NVIDIA, Santa Clara, CA
3:00 PM	Break
3:20 PM	Plenty of Room at the Bottom? Toward fJ/OP Deep Convolutional Network Accelerators Luca Benini, ETH Zurich, Zurich, Switzerland
4:10 PM	Building Neuromorphic Circuits with Mixed CMOS/Emerging NVM Technologies: A Step Toward Embedded Cognitive Devices?  Christian Gamrat, CEA Leti, Grenoble, France

Tonic:

## Thursday February 9th, 8:00 AM

## F4: Wireless Low-Power Transceivers for Local and Wide-Area Networks

Organizer: Jan van Sinderen, NXP Semiconductors, Eindhoven, The Netherlands

Committee: Danielle Griffith, Texas Instruments, Dallas, TX

Ken Yamamoto, Sony Semiconductor Solutions, Okata Atsugi-shi, Japan

Antonio Liscidini, University of Toronto, Toronto, Canada Young-sub Yuk, SK Hynix, Gyeongchung-daero, Korea

An overview and comparison is provided of the different emerging wireless standards and their circuit solutions, which target low data-rate IoT applications, featuring ultra-low-power and/or long-range. Different RF transceiver implementations are presented, including proprietary solutions in license-free spectrum, WLAN-based IEEE802.11ah solutions and mobile operators' alternatives based on emerging long-term evolution (LTE-M) standards. The different approaches coming to the market and their circuit design aspects will be discussed.

### Forum Agenda

IIme:	<u>iopic:</u>	
8:00 AM	Breakfast	
8:20 AM	Introduction by Chair	
8:30 AM	Emerging Standards for Low-Power IoT from BLE to Wide Area Networking Solutions Thomas Almholt, Texas Instruments, Dallas, TX	
9:20 AM	Ultra-Narrow-Band Transceiver for M2M and IoT – System and Design Challenges Alastair Hopper, NXP Semiconductors, Gratkorn, Austria	
10:10 AM	Break	
10:35 AM	Ultra-Low-Power WiFi-Based 802.11ah Transceiver Design for IoT Applications Yao-Hong Liu, Holst Centre/IMEC, Eindhoven, The Netherlands	
11:25 AM	Circuit Design Challenges and Solutions for 3GPP NB-IoT Eric Wang, Ericsson, San Jose, CA	
12:15 PM	Lunch	
1:20 PM	RF Design Challenges and Solutions for 3GPP Machine-Type Communications Jon Strange, Mediatek, Kent, United Kingdom	
2:10 PM	Ultra-Low-Power loT Transceivers Sang-Gug Lee, KAIST, Daejeon, Korea	
3:00 PM	Break	
3:20 PM	Low-Power Techniques in BLE Transceivers  Hisayasu Sato, Renesas, Itami, Japan	
4:10 PM	Batteryless IoT Wireless Networks: Challenges and Trends Pascal Urard, STMicroelectronics, Crolles, France	
5:00 PM	Closing remarks by Chair	

5:00 PM

**Concluding Remarks** 

Topic:

## Thursday February 9th, 8:00 AM

## F5: Wireline Transceivers for Mega Data Centers: 50Gb/s and Beyond

Organizer: Yohan Frans, Xilinx, San Jose, CA

Committee: Ichiro Fujimori, Broadcom, Irvine, CA

Seung-Jun Bae, Samsung, Gyenggi, Korea

Sam Palermo, Texas A&M University, College Station, TX

Hideyuki Nosaka, NTT, Atsugi, Japan

Simone Erba, STMicroelectronics, Pavia, Italy

With the explosive data growth due to HD video content, IoT, and the rapid shift from enterprise to cloud computing, Mega Data Centers have become an essential part of the global network infrastructure. Despite their massive scale, Data Center architectures require software-defined network capability and scalability, with lower latency. Interconnects will need to support diversified media-types, higher data-rates (>50Gb/s per lane), and longer distance (up to 2km) to achieve this and still make economic sense. Once a niche for mainly VCSEL links in HPC, "Optical Ethernet" is now becoming mainstream as interconnects for both MMF and SMF in various fiber configurations are being defined within the standards. Also, copper links including backplane continue to be the interconnect with highest volume. The Forum will cover various wireline transceivers enabling Mega Data Centers such as ADC-based transceivers and Silicon Photonics, and challenges moving forward.

#### Forum Agenda

4:10 PM	Large-Scale Electronic/Photonic Integration to Transform Future  Data Centers  Clint Schow, University of California, Santa Barbara, Santa Barbara, CA	
3:20 PM	For Ultra-Dense Silicon Photonic Interconnect: Hybrid Integration and Electrical-Optical Co-Design Akinori Hayakawa, Photonics Electronics Technology Research Association, Atsugi, Kanagawa, Japan	
3:00 PM	Break	
2:10 PM	Silicon Photonics Platform for 50G Optical Interconnects Michal Rakowski, imec, Leuven, Belgium	
1:20 PM	VCSEL-Based Transceivers for MMF Data-Center Interconnects Thé Linh Nguyen, Finisar, Sunnyvale, CA	
12:15 PM	Lunch	
11:25 AM	50Gb/s+ ADC/DAC-Based Wireline Transceivers Aaron Buchwald, Inphi, Santa Clara, CA	
10:35 AM	25-to-50Gb/s Mixed-Signal Wireline Transceiver for Copper Backplane and Cable Interconnects  Parag Upadhyaya, Xilinx, San Jose, CA	
10:10 AM	Break	
9:20 AM	256GB/s High-Bandwidth Memory Interface for Next-Generation Data Center Kyomin Sohn, Samsung Electronics, Hwaseong-si, Korea	
8:30 AM	Hyper-Scale Data Center – Pushing Bandwidth Requirements Mike Andrewartha, Microsoft, Redmond, WA	
8:20 AM	Introduction	
8:00 AM	Breakfast	
111110.	<u>10p10.</u>	

Topic:

## Thursday February 9th, 8:00 AM

## F6: Pushing the Performance Limit in Data Converters

Organizers: Venkatesh Srinivasan, Texas Instruments, Dallas, TX

Kostas Doris, NXP Semiconductors, Eindhoven, The Netherlands

Moderator: David Robertson, Analog Devices, Wilmington, MA

Committee: Seung-Tak Ryu, KAIST, Daejeon, Korea

Seng-Pan U. (Ben), University of Macau, Macau, China

Data converters continue to push the boundaries of performance by achieving higher sampling speeds and wider bandwidths. In today's data converters, GS/s is starting to become common-place. This forum brings together experts from industry and academia to talk about recent advancements that have enabled these breakthroughs. These experts will present the state-of-the-art and address design challenges pertaining to a wide range of topics (GS/s pipes & multi-GHz sampling in DS Modulators, high-speed SAR ADCs, high-speed DACs, hybrid data converters and time-domain converters). The forum will conclude with a panel discussion with the speakers.

#### Forum Agenda

	<del></del>	
8:00 AM	Breakfast + Forum Opening	
8:30 AM	Pushing the Boundaries of Performance – A Technology Perspective Marcel J.M. Pelgrom, Pelgrom Consult, Helmond, The Netherlands	
9:20 AM	Wideband GHz-Sampling ΔΣ Modulators for Wireless Communications  Muhammed Bolatkale, NXP Semiconductors, Eindhoven, The Netherlands	
10:10 AM	Break	
10:35 AM	Design Techniques for Multi-GS/s and High-Performance Pipelined ADCs Manar El-Chammas, Texas Instruments, Dallas, TX	
11:25 AM	Advanced SAR ADCs for High-Throughput Applications Ron Kapusta, Analog Devices, Wilmington, MA	
12:15 PM	Lunch	
1:20 PM	High Speed Linear Digital-to-Analog Converters  Arthur H.M. van Roermund, Eindhoven University of Technology, Eindhoven, The Netherlands	
2:10 PM	Best of Both Worlds – Hybrid Data Converters Michael Flynn, University of Michigan, Ann Arbor, MI	
3:00 PM	Break	
3:20 PM	Quantizing Time: Time-Domain Converters SeongHwan Cho, KAIST, Daejeon, Korea	
4:10 PM	Panel Discussion – Q&A, Moderator:  David Robertson, Analog Devices, Wilmington, MA	
5:00 PM	Closing Remarks	

### **EXECUTIVE COMMITTEE**

**CONFERENCE CHAIR** 

Anantha Chandrakasan, Massachusetts Institute of Technology, Cambridge, MA

EXECUTIVE COMMITTEE SECRETARY, DATA TEAM, SRP CHAIR SeongHwan Cho, KAIST, Daejeon, Korea

PRESS COORDINATOR

Denis Daly, Omni Design Technologies

WEB SITE AND A/V CHAIR Trudy Stetzler, Houston, TX

DIRECTOR OF FINANCE AND BOOK DISPLAY COORDINATOR
Bryant Griffin, Penfield, NY

PROGRAM CHAIR

Boris Murmann, Stanford University, Stanford, CA

PROGRAM VICE-CHAIR

Alison Burdett, Sensium Healthcare, Oxfordshire, United Kingdom

DEMONSTRATION SESSION CHAIR Uming Ko, MediaTek, Austin, TX

ADCOM REPRESENTATIVE AND ALUMNI EVENT COORDINATOR

Jan van der Spiegel, University of Pennsylvania, Philadelphia, PA

ITPC FAR EAST REGIONAL CHAIR Atsuki Inoue, Fujitsu, Kawasaki, Japan

ITPC FAR EAST REGIONAL VICE-CHAIR
Sungdae Choi, SK Hynix Semiconductor, Icheon, Korea

ITPC EUROPEAN REGIONAL CHAIR

David Stoppa, Fondazione Bruno Kessler, Trento, Italy

ITPC EUROPEAN REGIONAL VICE CHAIR Marian Verhelst, KU Leuven, Heverlee, Belgium

ADCOM REPRESENTATIVE

Bryan Ackland, Stevens Institute of Technology, Hoboken, NJ

DIRECTOR OF PUBLICATIONS

Laura Fujino, University of Toronto, Toronto, Canada

PRESS LIAISON AND ARC CHAIR
Kenneth C. Smith, University of Toronto, Toronto, Canada

FORUMS CHAIR

Andreia Cathelin, STMicroelectronics, Crolles, France

EDUCATION CHAIR (SHORT COURSE-TUTORIALS)
Ali Sheikholeslami, University of Toronto, Toronto, Canada

**DIRECTOR OF OPERATIONS** 

Melissa Widerkehr, Widerkehr and Associates, Montgomery Village, MD

#### **TECHNICAL EDITORS**

Jason H. Anderson, University of Toronto, Toronto, Canada Leonid Belostotski, The University of Calgary, Calgary, Canada Dustin Dunwell, Huawei Technologies, Markham, Canada Vincent Gaudet, University of Waterloo, Waterloo, Canada Glenn Gulak, University of Toronto, Toronto, Canada James W. Haslett, The University of Calgary, Calgary, Canada Dave Halupka, Kapik Integration, Toronto, Canada Kenneth C. Smith, University of Toronto, Toronto, Canada

#### MULTI-MEDIA COORDINATOR

Dave Halupka, Kapik Integration, Toronto, Canada

#### PROGRAM CHAIR:

Boris Murmann, Stanford University, Stanford, CA

#### PROGRAM VICE CHAIR:

Alison Burdett, Sensium Healthcare, Oxfordshire, United Kingdom

#### ANALOG SUBCOMMITTEE

Chair: Axel Thomsen, Cirrus Logic, Austin, TX

Yuan Gao, IME, A\*STAR, Singapore Zhiliang Hong, Fudan University, Shanghai, China

Vadim Ivanov, Texas Instruments, Tucson, AZ

Xicheng Jiang, Broadcom, Irvine, CA

Tai-Haur Kuo, National Cheng Kung University, Tainan, Taiwan

Hoi Lee, The University of Texas at Dallas, Richardson, TX

Kofi Makinwa, Delft University of Technology, Delft, The Netherlands

Dragan Maksimovic, University of Colorado, Boulder, CO Yiannos Manoli, University of Freiburg - IMTEK, Freiburg, Germany

Makoto Nagata, Kobe University, Kobe, Japan

Tim Piessens, ICsense, Leuven, Belgium

Gerard Villar Pique, NXP Semiconductors, Eindhoven, The Netherlands

Edgar Sanchez Sinencio, Texas A&M University, College Station, TX

Stefano Stanzione, imec-NL, Eindhoven, The Netherlands

Makoto Takamiya, University of Tokyo, Tokyo, Japan

Young-Sub Yuk, SK Hynix, Icheon, Korea

#### DATA CONVERTERS SUBCOMMITTEE

Chair: Un-Ku Moon, Oregon State University, Corvallis, OR

Kostas Doris, NXP, Eindhoven, The Netherlands

Paul Ferguson, Analog Devices, Wilmington, MA Pieter Harpe, Eindhoven University of Technology, Eindhoven, The Netherlands

Tetsuya lizuka, University of Tokyo, Tokyo, Japan

Stéphane Le Tual, STmicroelectronics, Crolles, France

Hae-Seung Lee, Massachusetts Institute of Technology, Cambridge, MA

Tai-Cheng Lee, National Taiwan University, Taipei, Taiwan

Jan Mulder, Broadcom, Bunnik, The Netherlands

Ken Nishimura, Keysight Technologies, Santa Clara, CA

Takashi Oshima, Hitachi, Tokyo, Japan Seung-Tak Ryu, KAIST, Daejeon, Korea

Venkatesh Srinivasan, Texas Instruments, Dallas, TX

Matt Straaver, Maxim Integrated Products, North Chelmsford, MA Seng-Pan (Ben) U, University of Macau, Macau

Bob Verbruggen, Xilinx, Dublin, Ireland

#### DIGITAL ARCHITECTURES & SYSTEMS (DAS) SUBCOMMITTEE

Chair: Byeong-Gyu Nam, Chungnam National University, Daejeon, Korea

Thomas Burd, Advanced Micro Devices, Sunnyvale, CA Christopher Gonzalez, IBM, Yorktown Heights, NY

Takashi Hashimoto, Panasonic, Osaka, Japan

Wookyeong Jeong, Samsung, Hwaseong, Korea Muhammad Khellah, Intel, Hillsboro, OR

Paul Liang, MediaTek, Hsinchu, Taiwan

Dejan Markovic, UCLA, Los Angeles, CA

Mahesh Mehendale, Texas Instruments, Bangalore, India

James Myers, ARM, Cambridgeshire, United Kingdom

Marian Verhelst, KU Leuven, Heverlee, Belgium

#### DIGITAL CIRCUITS (DCT) SUBCOMMITTEE

Chair: Edith Beigné, CEA-LETI, Grenoble, France

Keith Bowman, Qualcomm, Raleigh, NC Vivek De, Intel, Hillsboro, OR

Eric Fluhr, IBM, Austin, TX Atsuki Inoue, Fujitsu, Kawasaki, Japan

Yusuf Leblebici, Swiss Federal Institute of Technology, Lausanne, Switzerland

John Maneatis, True Circuits, Los Altos, CA

Yasuhisa Shimazaki, Renesas, Tokyo, Japan

Youngmin Shin, Samsung, Hwansung, Korea

Dennis Sylvester, University of Michigan, Ann Arbor, MI

Ping-Ying Wang, CMOS-Crystal, Hsinchu, Taiwan

Kathy Wilcox, AMD, Boxborough, MA

#### IMMD SUBCOMMITTEE

Chair: Makoto Ikeda, University of Tokyo, Tokyo, Japan Ralf Brederlow, Texas Instruments Deutschland GmbH, Freising, Germany Gert Cauwenberghs, University of California, San Diego, La Jolla, CA Calvin Yi-Ping Chao, TSMC, Hsinchu, Taiwan Yoon-Kyung Choi, Samsung, Hwaseong, Korea Peng Cong, Alphabet Inc., Mountain View, CA Jun Deguchi, Toshiba, Kawasaki, Japan Keith Fife, 4Catalyzer, Guilford, CT Pedram Lajevardi, Robert Bosch LLC, Palo Alto, CA Masayuki Miyamoto, Sharp, Tenri, Nara, Japan Pedram Mohseni, Case Western Reserve University, Cleveland, OH

Masayuki Milyamoto, Sharp, tellif, Nada, Japan Pedram Mohseni, Case Western Reserve University, Cleveland, OH Michiel Pertijs, TU Delft, The Netherlands Joseph Shor, Bar Ilan University, Ramat Gan, Isreal

David Stoppa, Fondazione Bruno Kessler, Trento, Italy

Nick Van Helleputte, imec, Leuven, Belgium

Hayato Wakabayashi, Sony Semiconductor Solutions, Kanagawa, Japan Peter Chung-Yu Wu, National Chiao Tung University, Hsinchu, Taiwan Yong Ping Xu, National University of Singapore, Singapore

#### **MEMORY SUBCOMMITTEE**

Chair: Leland Chang, IBM T. J. Watson Research Center, Yorktown Heights, NY Seung-Jun Bae, Samsung, Hwasung, Korea Martin Brox, Micron, Munchen, Germany Jonathan Chang, TSMC, Hsinchu, Taiwan Meng-Fang Chang, National Tsing-Hua University, Hsinchu, Taiwan Sungdae Choi, SK Hynix Semiconductor, Icheon, Korea Fatih Hamzaoglu, Intel, Hillsboro, OR Takashi Kono, Renesas, Tokyo, Japan Hugh Mair, MediaTek, Fairview, TX Ki-Tae Park, Samsung, Hwaseong, Korea Chun Shiah, Etron, Hsinchu, Taiwan Shinichiro Shiratake, Toshiba, Yokohama, Japan Rob Sprinkle, Google, Mountain View, CA Takefumi Yoshikawa, Nagano College, Nagano, Japan

#### RF SUBCOMMITTEE

Chair: Piet Wambacq, imec, Heverlee, Belgium Andrea Bevilacqua, University of Padova, Padova, Italy Krzysztof Dufrene, Intel, Linz, Austria Minoru Fujishima, Hiroshima University, Higashi-hiroshima, Japan Xiana Gao, Credo Semiconductor, Milpitas, CA Brian Ginsburg, Texas Instruments, Dallas, TX Payam Heydari, University of California, Irvine, Irvine, CA Chih-Ming Hung, MediaTek, Taipei, Taiwan Tae Wook Kim, Yonsei University, Seoul, Korea Abbas Komijani, Qualcomm, Mountain View, CA Harish Krishnaswamy, Columbia University in the City of New York, New York, NY Antonio Liscidini, University of Toronto, Toronto, Canada Andrea Mazzanti, University of Pavia, Pavia, Italy Kohei Onizuka, Toshiba, Kanagawa, Japan Ullrich Pfeiffer, University of Wuppertal, Wuppertal, Germany Jiayoon Zhiyu Ru, Broadcom, Irvine, CA Jussi Ryynanen, Aalto University, Espoo, Finland Hyunchol Shin, Kwangwoon University, Seoul, Korea

#### TECHNOLOGY DIRECTIONS SUBCOMMITTEE

Chair: Eugenio Cantatore, Eindhoven University of Technology, Eindhoven, The Netherlands Edoardo Charbon, TU Delft & EPFL, Delft, The Netherlands

Antoine Dupret, CEA Saclay Nano-INNOV, Gif-sur-Yvette, France

Hiroshi Fuketa, AIST, Ibaraki, Japan Jan Genoe, imec, Leuven, Belgium

Kush Gulati, Omni Design, Milpitas, CA

Pui-In Mak, University of Macau, Taipa, Macau

Shahriar Mirabbasi, University of British Columbia, Vancouver, Canada

Masato Motomura, Hokkaido University, Sapporo, Japan

Shuichi Nagai, Panasonic, Osaka, Japan

Pirooz Pavarandeh, Roche, Los Altos Hills, CA

Yogesh K. Ramadass, Texas Instruments, San Jose, CA

Patrick Reynaert, KU Leuven, Leuven, Belgium

Naveen Verma, Princeton University, Princeton, NJ

Alice Wang, MediaTek, Hsinchu, Taiwan

Long Yan, Samsung Electronics, Hwaseong, Korea

#### WIRELESS SUBCOMMITTEE

Chair: Aarno Pärssinen, University of Oulu, Espoo, Finland

Pierre Busson, ST Microelectronics, Crolles, France

Jan Craninckx, IMEC, Leuven, Belgium

Guang-Kaai Dehng, Mediatek, Hsinchu, Taiwan

Danielle Griffith, Texas Instruments, Dallas, TX

Chun-Huat Heng, National University of Singapore, Singapore

Kvoo Hvun Lim, FCI, Seongnam, Korea

Howard C. Luong, Hong Kong University of Science and Technology, Kowloon, Hong Kong

David McLaurin, Analog Devices, Raleigh, NC Alyosha Molnar, Cornell University, Ithaca, NY

Arun Natarajan, Oregon State University, Corvallis, OR

Stefano Pellerano, Intel, Hillsboro, OR

Yuu Watanabe, Denso Corporation, Tokyo, Japan

Jan Van Sinderen, NXP Semiconductors, Eindhoven, The Netherlands

Alan Chi-Wai Wong, EnSilica, Oxfordshire, United Kingdom

Ken Yamamoto, Sony, Kanagawa, Japan

#### WIRELINE SUBCOMMITTEE

Chair: Frank O'Mahony, Intel, Hillsboro, OR

Elad Alon, University of California, Berkeley, Berkeley, CA

Hyeon-Min Bae, KAIST, Daejong, Korea

Gerrit den Besten, NXP Semiconductors, Eindhoven, The Netherlands

Tony Chan Carusone, University of Toronto, Toronto, Canada

Simone Erba, STMicroelectronics, Pavia, Italy

Yohan Frans, Xilinx, San Jose, CA

Ichiro Fujimori, Broadcom, Irvine, CA

Pavan Kumar Hanumolu, University of Illinois, Urbana-Champaign, Urbana, IL

Jaeha Kim, Seoul National University, Seoul, Korea

Mounir Meghelli, IBM Thomas J Watson Research Center, Yorktown Heights, NY

Roberto Nonis, Infineon, Villach, Austria

Hideyuki Nosaka, NTT, Atsugi, Japan

Sam Palermo, Texas A&M University, College Station, TX

Takayuki Shibasaki, Fujitsu Laboratories, Kawasaki, Japan

#### **EUROPEAN REGIONAL SUBCOMMITTEE**

ITPC EUROPEAN REGIONAL CHAIR

David Stoppa, Fondazione Bruno Kessler, Trento, Italy

ITPC EUROPEAN REGIONAL VICE CHAIR

Marian Verhelst, KU Leuven, Heverlee, Belgium

#### ITPC EUROPEAN REGIONAL SECRETARY

Kostas Doris, NXP, Eindhoven, The Netherlands

Edith Beigné, CEA-LETI, Grenoble, France

Gerrit den Besten, NXP Semiconductors, Eindhoven, The Netherlands

Andrea Bevilacqua, University of Padova, Padova, Italy

Ralf Brederlow, Texas Instruments Deutschland GmbH, Freising, Germany

Martin Brox, Micron, Munchen, Germany

Pierre Busson, ST Microelectronics, Crolles, France

Eugenio Cantatore, Eindhoven University of Technology, Eindhoven, The Netherlands

Edoardo Charbon, TU Delft & EPFL, Delft, The Netherlands

Jan Craninckx, IMEC, Leuven, Belgium

Krzysztof Dufrene, Intel, Linz, Austria

Antoine Dupret, CEA Saclay Nano-INNOV, Gif-sur-Yvette, France

Simone Erba, STMicroelectronics, Pavia, Italy

Jan Genoe, imec, Leuven, Belgium

Pieter Harpe, Eindhoven University of Technology, Eindhoven, The Netherlands

Yusuf Leblebici, Swiss Federal Institute of Technology, Lausanne, Switzerland

Stéphane Le Tual, STmicroelectronics, Crolles, France

Kofi Makinwa, Delft University of Technology, Delft, The Netherlands Yiannos Manoli, University of Freiburg - IMTEK, Freiburg, Germany

Andrea Mazzanti, University of Pavia, Pavia, Italy

Jan Mulder, Broadcom, Bunnik, The Netherlands

James Myers, ARM, Cambridgeshire, United Kingdom

Roberto Nonis, Infineon, Villach, Austria

Aarno Pärssinen, University of Oulu, Espoo, Finland Michiel Pertijs, TU Delft, Delft, The Netherlands

Ullrich Pfeiffer, University of Wuppertal, Wuppertal, Germany

Tim Piessens, ICsense, Leuven, Belgium

Gerard Villar Pique, NXP Semiconductors, Eindhoven, The Netherlands

Patrick Reynaert, KU Leuven, Leuven, Belgium

#### **EUROPEAN REGIONAL SUBCOMMITTEE**

Jussi Ryynanen, Aalto University, Espoo, Finland Joseph Shor, Bar llan University, Ramat Gan, Israel Stefano Stanzione, imec·NL, Eindhoven, The Netherlands Nick Van Helleputte, imec, Leuven, Belgium Jan Van Sinderen, NXP Semiconductors, Eindhoven, The Netherlands Bob Verbruggen, Xilinx, Dublin, Ireland Piet Wambacq, imec, Heverlee, Belgium Alan Chi-Wai Wong, EnSilica, Oxfordshire, United Kingdom

#### FAR EAST REGIONAL SUBCOMMITTEE

ITPC FAR EAST REGIONAL CHAIR Atsuki Inoue, Fujitsu, Kawasaki, Japan

ITPC FAR EAST REGIONAL VICE-CHAIR
Sungdae Choi, SK Hynix Semiconductor, Icheon, Korea

ITPC FAR EAST REGIONAL SECRETARY
Tai-Cheng Lee, National Taiwan University, Taipei, Taiwan

Hyeon-Min Bae, KAIST, Daejong, Korea Seung-Jun Bae, Samsung, Hwasung, Korea Jonathan Chang, TSMC, Hsinchu, Taiwan Meng-Fang Chang, National Tsing-Hua University, Hsinchu, Taiwan Calvin Yi-Ping Chao, TSMC, Hsinchu, Taiwan Yoon-Kyung Choi, Samsung, Hwaseong, Korea Jun Deguchi, Toshiba, Kawasaki, Japan Guang-Kaai Dehng, Mediatek, Hsinchu, Taiwan Minoru Fujishima, Hiroshima University, Higashi-hiroshima, Japan Hiroshi Fuketa, AIST, Ibaraki, Japan Yuan Gao, IME, A\*STAR, Singapore Takashi Hashimoto, Panasonic, Osaka, Japan Chun-Huat Heng, National University of Singapore, Singapore Zhiliang Hong, Fudan University, Shanghai, China Chih-Ming Hung, MediaTek, Taipei, Taiwan Tetsuya Iizuka, University of Tokyo, Tokyo, Japan Makoto Ikeda, University of Tokyo, Tokyo, Japan Wookyeong Jeong, Samsung, Hwaseong, Korea Jaeha Kim, Seoul National University, Seoul, Korea Tae Wook Kim, Yonsei University, Seoul, Korea Takashi Kono, Renesas, Tokyo, Japan Tai-Haur Kuo, National Cheng Kung University, Tainan, Taiwan Paul Liang, MediaTek, Hsinchu, Taiwan Kyoo Hyun Lim, FCI, Seongnam-si, Korea Howard C. Luong, Hong Kong University of Science and Technology, Kowloon, Hong Kong Pui-In Mak. University of Macau, Taipa, Macau *Mahesh Mehendale,* Texas Instruments, Bangalore, India *Masayuki Miyamoto*, Sharp, Nara, Japan Masato Motomura, Hokkaido University, Sapporo, Japan Shuichi Nagai, Panasonic, Osaka, Japan Makoto Nagata, Kobe University, Kobe, Japan Byeong-Gyu Nam, Chungnam National University, Daejeon, Korea Hideyuki Nosaka, NTT, Atsugi, Japan Kohei Onizuka, Toshiba, Kawasaki, Japan Takashi Oshima, Hitachi, Tokyo, Japan

Ki-Tae Park, Samsung, Hwaseong, Korea
Seung-Tak Ryu, KAIST, Daejeon, Korea
Chun Shiah, Etron, Hsinchu, Taiwan
Takayuki Shibasaki, Fujitsu Laboratories, Kawasaki, Japan
Yasuhisa Shimazaki, Renesas, Tokyo, Japan
Hyunchal Shin, Kwangwoon University, Seoul, Korea
Youngmin Shin, Samsung, Hwansung, Korea
Shinichiro Shiratake, Toshiba, Yokohama, Japan
Makoto Takamiya, University of Tokyo, Tokyo, Japan
Seng-Pan (Ben) U, University of Macau, Taipa, Macau
Hayato Wakabayashi, Sony Semiconductor Solutions, Atsugi, Japan
Alice Wang, MediaTek, Hsinchu, Taiwan
Ping-Ying Wang, CMOS-Crystal, Hsinchu, Taiwan
Yuu Watanabe, Denso Corporation, Tokyo, Japan
Peter Chung-Yu Wu, National Chiao Tung University, Hsinchu, Taiwan
Yong Ping Xu, National University of Singapore, Singapore
Ken Yamamoto, Sony, Atsugi, Japan

#### **HOW TO REGISTER FOR ISSCC**

**Online:** This is the fastest, most convenient way to register and will give you immediate email confirmation of your events. To register online (which requires a credit card), go to the ISSCC website at www.isscc.org and select the link to the registration website.

FAX, mail or email: Use the "2017 IEEE ISSCC Registration Form" which can be downloaded from the registration website. All payments must be made in U.S. Dollars, by credit card or check. Checks must be made payable to "ISSCC 2017". It will take several days before you receive email confirmation when you register using the form. Registration forms received without full payment will not be processed until payment is received at YesEvents. Please read the descriptions and instructions on the back of the form carefully.

On site: The On-site Registration and Advance Registration Pickup Desks at ISSCC 2017 will be located in the Yerba Buena Ballroom Foyer at the San Francisco Marriott Marquis. All participants, except as noted below, should register or pick up their registration materials at these desks as soon as possible. Pre-registered Presenting Authors and pre-registered members of the ISSCC Program and Executive Committees must go to the Nob Hill Room, Ballroom level, to collect their conference materials.

#### **REGISTRATION DESK HOURS:**

Saturday	February 4	4:00 pm to 7:00 pm
Sunday	February 5	6:30 am to 8:30 pm
Monday	February 6	6:30 am to 3:00 pm
Tuesday	February 7	8:00 am to 3:00 pm
Wednesday	February 8	8:00 am to 3:00 pm
Thursday	February 9	7:00 am to 2:00 pm

Students must present their Student ID at the Registration Desk to receive the student rates. Those registering at the IEEE Member rate must provide their IEEE Membership number.

**Deadlines:** The deadline for registering at the Early Registration rates is 11:59 pm Pacific Time **Sunday January 8, 2017.** After January 8th, and on or before 11:59 pm Pacific Time **Sunday January 15, 2017**, registrations will be processed **at the Late Registration rates. After January 15th, you must register at the on-site rates.** You are urged to register early to obtain the lowest rates and ensure your participation in all aspects of ISSCC.

Cancellations/Adjustments/Substitutions: Prior to 11:59 pm Pacific Time Sunday January 15, 2017, conference registration can be cancelled. Fees paid will be refunded (less a processing fee of \$75). Registration category or credit card used can also be changed (for a processing fee of \$35). Send an email to the registration contractor at ISSCCinfo@yesevents.com to cancel or make other adjustments. No refunds will be made after 11:59 pm Pacific Time January 15, 2017. Paid registrants who do not attend the conference will be sent all relevant conference materials. Transfer of registration to someone else is allowed with WRITTEN permission from the original registrant.

### **IEEE Membership Saves on ISSCC Registration**

Take advantage of reduced ISSCC fees by joining the Solid-State Circuits Society today, or by using your IEEE membership number. If you're an IEEE member and have forgotten your member number, simply phone IEEE at 1(800) 678-4333 and ask. IEEE membership staff will take about two minutes to look up your number for you. If you come to register on site without your membership card, you can phone IEEE then, too. Or you can request a membership number look-up email bv usina the online bν www.ieee.org/about/help/member\_support.html. If you're not an IEEE member, consider joining before you register to save on your fees. Join online at www.ieee.org/join any time and you'll receive your member number by email. If you join IEEE at the conference, you can also select a free Society membership. This offer is not available to existing IEEE members.

**SSCS Membership – a Valuable Professional Resource for your Career Growth**Get Connected! Stay Current! Invest in your Career! Membership in the Solid-State Circuit Society offers you the chance to explore solutions within a global community of colleagues in our field. Membership extends to you the opportunity to grow and share your knowledge, hone your expertise, expand or specialize your network of colleagues, advance your career, and give back to the profession and your local community.

#### SSCS Membership delivers:

- Networking with peers Educational development Leadership opportunities
- Tools for career growth Recognition for your achievements

We invite you to join or renew today to participate in exclusive educational events, access to leading research and best practice literature, and start your own career legacy by mentoring students and young professionals entering our field. It all starts with becoming a member of the Solid-State Circuit Society where you can:

- -Connect with your Peers valuable networking opportunities through our world-class conferences, publication offerings, social media extensions, and interactive educational opportunities.
- -Keep up with the latest trends and cutting-edge developments in our industry through our electronic newsletters, member magazine "Solid-State Circuits Magazine", and our award winning "Journal of Solid-State Circuits".
- -Access valuable career and educational tools saving you both time and money with 24/7 access to our website and member-only professional development and educational material; Distinguished Lecturer Tours, Tutorials, and webinars by subject matter experts.
- -Access exclusive SSCS Conference Digests for ISSCC, CICC, A-SSCC, ESSCIRC, and Symposium on VLSI Circuits.
- -Access publications and EBooks discounted access to vast online document libraries of journals, standards, and conference papers offer you one-third of the world's technical research to keep your knowledge current. Publications included in your SSCS membership are the "RFIC Virtual Journal" and the "Journal on Exploratory Solid-State Computational Devices and Circuits", an open access publication.

#### SSCS Membership Saves Even More on ISSCC Registration

This year, SSCS members will again receive an exclusive benefit of a \$40 discount on the registration fee for ISSCC in addition to the IEEE discount. Also, the SSCS will again reward our members with a \$10 Starbucks gift card when they attend the Conference as an SSCS member in good standing.

Join or renew your membership with IEEE's Solid-State Circuit Society today at sscs.ieee.org – you will not want to miss out on the opportunities and benefits your membership will provide now and throughout your career.

#### ITEMS INCLUDED IN REGISTRATION

**Technical Sessions:** Registration includes admission to all technical and evening sessions starting Sunday evening and continuing throughout Monday, Tuesday and Wednesday. ISSCC does not offer partial conference registrations.

**Technical Book Display:** Several technical publishers will have collections of professional books and textbooks for sale during the Conference. The Book Display will be open on Monday from Noon to 7:00 pm; on Tuesday from 10:00 am to 7:00 pm; and on Wednesday from 10:00 am to 3:00 pm.

**Demonstration Sessions:** Hardware demonstrations will support selected papers.

**Author Interviews:** Author Interviews will be held Monday, Tuesday and Wednesday evenings. Authors from each day's papers will be available to discuss their work.

**Social Hour:** Social Hour refreshments will be available starting at 5:15 pm.

**University Events:** Several universities are planning social events during the Conference. Check the University Events display at the conference for the list of universities, locations and times of these events.

**ISSCC Water Bottle:** A convenient water bottle for travel or sports will be given to all Conference registrants.

**Publications:** Conference registration includes:

- -The **Digest of Technical Papers** in hard copy and by download. The Digest book will be distributed during registration hours beginning on Sunday at 10:00 am.
- **-Papers Visuals**: The visuals from all papers presented will be available by download.
- -Demonstration Session Guidebook: A descriptive guide to the Demonstration Session will be available by download.
- -Note: Instructions will be provided for access to all downloads. Downloads will be available both during the Conference and for a limited time afterwards.

#### **OPTIONAL EVENTS**

**Educational Events:** Many educational events are available at ISSCC for an additional fee. There are ten 90-minute Tutorials and two all-day Forums on Sunday. There are four additional all-day Forums on Thursday as well as an all-day Short Course. All events include a course handout in color. The Forums and Short Course include breakfast, lunch and break refreshments. The Tutorials include break refreshments. See the schedule for details of the topics and times.

**Women's Networking Event:** ISSCC will be offering a networking event for women in solidstate circuits on **Monday at 12:15 pm**. This luncheon is an opportunity to hear from an accomplished speaker, get to know other women in the profession and discuss a range of topics including leadership, work-life balance, and professional development.

Young Professionals, Faculty & Students Mentoring & Career Coaching Session:

Tuesday 6-7 PM, Foothill E. This is a complimentary session for all conference attendees (Atrium Level). Leading experts from industry and academia will answer your questions 1-on-1. Complimentary snacks and beverages will be available for all participants, as well student participants will receive a 1-year complimentary SSCS membership. For further information see: http://sscs.ieee.org/membership/young-professionals.

#### **OPTIONAL PUBLICATIONS**

**ISSCC 2017 Publications:** The following ISSCC 2017 publications can be purchased in advance or on site:

2017 ISSCC Download USB: All of the downloads included in conference registration (mailed in March).

2017 Tutorials DVD: All of the 90 minute Tutorials (mailed in May).

2017 Short Course DVD: "Ultra-LOW-Power Analog Design" (mailed in May).

Short Course and Tutorial DVDs contain audio and written English transcripts synchronized with the presentation visuals. In addition, the Short Course DVD contains a pdf file of the presentations suitable for printing, and pdf files of key reference material.

**Earlier ISSCC Publications:** Selected publications from earlier conferences can be purchased. There are several ways to purchase this material:

- **-Items listed on the registration form** can be purchased with registration and picked up at the conference.
- **-Visit the ISSCC Publications Desk.** This desk is located in the registration area and has the same hours as conference registration. With payment by cash, check or credit card, you can purchase materials at this desk. See the posted list at the Conference for titles and prices.
- -Visit the ISSCC website at www.isscc.org and click on the link "SHOP ISSCC" where you can order online or download an order form to mail, email or fax. For a small shipping fee, this material will be sent to you immediately and you will not have to wait until you attend the Conference to get it.

#### **HOW TO MAKE HOTEL RESERVATIONS**

Online: ISSCC participants are urged to make their hotel reservations at the San Francisco Marriott Marquis online. Go to the conference website and click on the Hotel Reservation link. Conference room rates are \$271 for a single/double, \$296 for a triple and \$321 for a quad (per night plus tax). In addition, ISSCC attendees booked in the ISSCC group receive in-room Internet access for free. All online reservations require the use of a credit card. Online reservations are confirmed immediately. You should print the page containing your confirmation number and reservation details and bring it with you when you travel to ISSCC. Telephone: Call 877-622-3056 (US) or 415-896-1600 and ask for "Reservations." When making your reservation, identify the group as ISSCC 2017 to get the group rate.

Hotel Deadline: Reservations must be received at the San Francisco Marriott Marquis no later than 5 pm Pacific Time January 12, 2017 to obtain the special ISSCC rates. A limited number of rooms are available at these rates. Once this limit is reached or after January 12th, the group rates may no longer be available and reservations will be filled at the best available rate. Changes: Before the hotel deadline, your reservation can be changed by calling the telephone numbers above. After the hotel deadline, call the Marriott Marquis at 415-896-1600 (ask for "Reservations"). Have your hotel confirmation number ready.

#### IEEE NON-DISCRIMINATION POLICY

IEEE is committed to the principle that all persons shall have equal access to programs, facilities, services, and employment without regard to personal characteristics not related to ability, performance, or qualifications as determined by IEEE policy and/or applicable laws.

#### **EVENT PHOTOGRAPHY**

Attendance at, or participation in, this conference constitutes consent to the use and distribution by IEEE of the attendee's image or voice for informational, publicity, promotional and/or reporting purposes in print or electronic communications media. Video recording by participants and other attendees during any portion of the conference is not allowed without special prior written permission of IEEE.

#### REFERENCE INFORMATION

## TAKING PICTURES, VIDEOS OR AUDIO RECORDINGS DURING ANY OF THE SESSIONS IS NOT PERMITTED

Conference Website: www.isscc.org

ISSCC Email: ISSCC@ieee.org

Registration questions: ISSCCinfo@yesevents.com

Hotel Information: San Francisco Marriott Marquis

780 Mission Street San Francisco, CA 94103 Phone: 415-896-1600

Press Information: Kenneth C. Smith

University of Toronto Email: lcfujino@aol.com Phone: 416-418-3034

Registration: YesEvents

Analog:

1700 Reisterstown Road #236

Baltimore, MD 21208 Email: issccinfo@yesevents.com

Phone: 410-559-2200 or 800-937-8728

Axel Thomsen

Fax: 410-559-2217

**Hotel Transportation:** Visit the ISSCC website "Attendees" page for helpful travel links and to download a document with directions and pictures of how to get from the San Francisco Airport (SFO) to the Marriott Marquis. You can get a map and driving directions from the hotel website at www.marriott.com/hotels/travel/sfodt-san-francisco-marriott-marquis/

Next ISSCC Dates and Location: ISSCC 2018 will be held on February 11-15, 2018 at the San Francisco Marriott Marquis Hotel.


### SUBCOMMITTEE CHAIRS

Data Converters: Un-Ku Moon Digital Architectures & Systems: Byeonggyu Nam **Digital Circuits:** Edith Beiané Imagers, MEMS, Medical & Displays: Makoto Ikeda Memory: Leland Chang RF: Piet Wambaca Technology Directions: **Eugenio Cantatore** Wireless: Aarno Pärssinen Wireline: Frank O'Mahony


> Program-Committee Chair: Boris Murmann Program-Committee Vice-Chair: Alison Burdett Conference Chair: Anantha Chandrakasan

## **CONFERENCE SPACE LAYOUT**

## LOWER B2 LEVEL - YERBA BUENA BALLROOM



## **B2** Level - Golden Gate Hall



sscs.ieee.org





